Skip to main content

SRAM Memory Cell Leakage Reduction Design Techniques in 65 nm Low Power PD-SOI CMOS

  • Chapter
  • First Online:
Emerging Technologies and Circuits

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 66))

  • 1082 Accesses

Abstract

As the technologies scale down into the nanometer range, the transistor leakage currents become a major concern. To overcome this problem, advanced control methods are mandatory, especially for circuits such as memories.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. F. Hamzaoglu et al., Analysis of dual-Vt SRAM cells with full-swing single-ended bit line sensing for on-chip cache, IEEE TVLSI Systems 10, Apr 2002

    Google Scholar 

  2. N. Azizi et al., Low-leakage asymmetric-cell SRAM, IEEE VSLI Systems 11(4), Aug 2003

    Google Scholar 

  3. A. Agarwal et al., DRG-cache: A data retention gated-ground cache for low power, DAC, June 2002, pp. 473–478

    Google Scholar 

  4. K. Nii et al., A 90-nm low-power 32-kB embedded SRAM with gate leakage suppression circuit for mobile applications, IEEE JSSC 39(4), Apr 2004

    Google Scholar 

  5. O. Thomas et al., Impact of CMOS technology scaling on SRAM standby leakage reduction techniques, ICICDT, May 2006

    Google Scholar 

  6. S. Mukhopadhyay et al., Modeling and estimation of total leakage current in nano-scaled -CMOS devices considering the effect of parameter variation, ISPLED, Aug 2003

    Google Scholar 

  7. T.Y. Chan et al., The impact of gate-induced drain leakage current on MOSFET scaling, IEDM, Dec 1987

    Google Scholar 

  8. BSIM 4 user manual

    Google Scholar 

  9. K. Bernstein, N.J. Rohrer, SOI Circuit Design Concepts. Kluwer 2000

    Google Scholar 

  10. O. Thomas et al. Sub-1V, robust and compact 6T SRAM cell in double gate MOS technology, ISCASS, May 2007

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Olivier Thomas .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2010 Springer Science+Business Media B.V.

About this chapter

Cite this chapter

Thomas, O., Belleville, M., Ferrant, R. (2010). SRAM Memory Cell Leakage Reduction Design Techniques in 65 nm Low Power PD-SOI CMOS. In: Amara, A., Ea, T., Belleville, M. (eds) Emerging Technologies and Circuits. Lecture Notes in Electrical Engineering, vol 66. Springer, Dordrecht. https://doi.org/10.1007/978-90-481-9379-0_10

Download citation

  • DOI: https://doi.org/10.1007/978-90-481-9379-0_10

  • Published:

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-90-481-9378-3

  • Online ISBN: 978-90-481-9379-0

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics