Skip to main content

The Notion of Proof in Hardware Verification

  • Chapter
Program Verification

Part of the book series: Studies in Cognitive Systems ((COGS,volume 14))

  • 317 Accesses

Abstract

The verification of hardware systems has recently become an attractive application area for theorem provers for several reasons. First, hardware verification is in many ways a more tractable problem than software (program) verification — it is often easier to write a clear specification that captures the functionality of a system of hardware than of software — and hardware proofs tend to have a certain uniformity of structure which is well suited to mechanical treatment. Second, compelling economic reasons exist for trying to get hardware correct early on; correcting errors in a chip can involve expensive refabrication, not merely the exiting of text. Finally, it is becoming increasingly important to invest time and effort in the verification of hardware that is intended for safety-critical applications.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 259.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 329.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 329.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Boyer, R. S. and Moore, J. S.: 1979, A Computational Logic, Academic Press.

    MATH  Google Scholar 

  2. Camilieri, A., Gordon, M., and Melham, T.: 1987, ‘Hardware Verification Using Higher-Order Logic’, Proceedings of the IFIP WG 10.2 Working Conference: From H.D.L. Descriptions to Guaranteed Correct Circuit Designs, Grenoble, September, 1986, (Ed.) D. Borrione, North-Holland, Amsterdam.

    Google Scholar 

  3. Church, A.: 1940, ‘A Formulation of the Simple Theory of Types’, Journal of Symbolic Logic 5.

    Google Scholar 

  4. Conn, A.: 1979, ‘Machine Assisted Proofs of Recursion Implementation’, Ph.D. Thesis, Dept. of Computer Science, University of Edinburgh.

    Google Scholar 

  5. Conn, A., and Gordon, M.: 1986, ‘A Mechanized Proof of Correctness of a Simple Counter’, University of Cambridge, Computer Laboratory, Tech. Report No. 94.

    Google Scholar 

  6. Conn, A.: 1987, ‘A Proof of Correctness of the Viper Microprocessor: The First Level’, VLSI Specification Verification and Synthesis, (Eds.) G. Birtwistle and P. A. Subrahmanyam, Kluwer, 1987; Also University of Cambridge, Computer Laboratory, Tech. Report No. 104.

    Google Scholar 

  7. Cohn, A.: 1988, ‘Correctness Properties of the Viper Block Model: The Second Level’, Current Trends in Hardware Verification and Automated Deduction, (Eds.) G. Birtwistle and P. A. Subrahmanyam, Springer-Verlag, 1988; Also University of Cambridge, Computer Laboratory, Tech. Report No. 134.

    Google Scholar 

  8. Cullyer, W. J.: 1985, ‘Viper Microprocessor: Formal Specification’, RSRE Report No. 85013, Oct.

    Google Scholar 

  9. Cullyer, W. J.: 1986, ‘Viper — Correspondence between the Specification and the “Major State Machine”,’ RSRE report No. 86004, Jan.

    Google Scholar 

  10. Cullyer, W. J.: 1987, ‘Implementing Safety-Critical Systems: The Viper Microprocessor’, VLSI Specification, Verification and Synthesis, (Eds.) G. Birtwistle and P. A. Subrahmanyam, Kluwer.

    Google Scholar 

  11. Cullyer, W. J., Kershaw, J., and Pygott, C: forthcoming book on Viper.

    Google Scholar 

  12. Gane, C. (Computing Devices Company Ltd.): 1988, ‘Computing Devices, Hastings’ VIPER-VENOM Project: VIPER in Weapons Stores Management, Safety Net: Viper Microprocessors in High Integrity Systems, Enq. No. 021’, Issue 2, July—August—September, Viper Technologies Ltd., Worcester, England.

    Google Scholar 

  13. Gordon, M., Milner, R., and Wadsworth, C. P.: 1979, ‘Edinburgh LCF’, Lecture Notes in Computer Science, No. 78, Springer-Verlag.

    Book  Google Scholar 

  14. Gordon, M.: 1985, ‘HOL: A Machine Oriented Formulation of Higher-Order Logic’, University of Cambridge, Computer Laboratory, Tech. Report No. 68.

    Google Scholar 

  15. Gordon, M.: 1987, ‘HOL: A Proof Generating System for Higher-Order Logic’, University of Cambridge, Computer Laboratory, Tech. Report No. 103, 1987; Revised version in VLSI Specification, Verification and Synthesis, (Eds.) G. Birtwistle and P. A. Subrahmanyam, Kluwer.

    Google Scholar 

  16. Halbert, M. P. (Cambridge Consultants Ltd.): 1988, ‘Selfchecking Computer Module Based on the Viper 1A Microprocessor, Safety Net: Viper Microprocessors in High Integrity Systems’, Enq. No. 017, Issue 2, July—August—September, Viper Technologies Ltd., Worcester, England.

    Google Scholar 

  17. Herbert, J. and Gordon, M. J. C: 1985, ‘A Formal Hardware Verification Methodology and its Application to a Network Interface Chip’, IEEE Proceedings, Computers and Digital Techniques, Special issue on Digital Design Verification, Vol. 133, Part E, No. 5, 1986; Also in draft version: University of Cambridge, Computer Laboratory, Tech. Report No. 66.

    Google Scholar 

  18. Hunt, W. A. Jr.: 1985, ‘FM8501: A Verified Microprocessor’, University of Texas, Austin, Tech. Report 47.

    Google Scholar 

  19. Joyce, J. J.: 1987, ‘Formal Verification and Implementation of a Microprocessor’, VLSI Specification, Verification and Synthesis, (Eds.) G. Birtwistle and P. A. Subrahmanyam, Kluwer.

    Google Scholar 

  20. Kershaw, J.: 1985, ‘Viper: A Microprocessor for Safety-Critical Applications’, RSRE Memo. No. 3754, Dec.

    Google Scholar 

  21. Melham, T.: 1987, ‘Abstraction Mechanisms for Hardware Verification’, VLSI Specification, Verification and Synthesis, (Eds.) G. Birtwistle and P. A. Subrahamanyam, Kluwer.

    Google Scholar 

  22. Melham, T., forthcoming Ph.D. Thesis, University of Cambridge, Computer Laboratory.

    Google Scholar 

  23. Paulson, L.: Logic and Computation, Cambridge, University Press.

    Google Scholar 

  24. Pygott, C. H.: 1986, ‘Viper: The Electronic Block Model’, RSRE Report No. 86006, July.

    Google Scholar 

  25. Pygott, C. H.: 1986, ‘Formal Proof of a Correspondence between the Specification of a Hardware Module and its Gate Level Implementation’, RSRE Report No. 85012, Nov.

    Google Scholar 

  26. Viper Microprocessor: Verifiable Integrated Processor for Enhanced Reliability: Development Tools, Charter Technologies Ltd., Publication No. VDT1, Issue 1, Dec. 1987.

    Google Scholar 

  27. Application for Admission and Registration Form, Second VIPER Symposium, RSRE, Malvern, England, 6–7 September, 1988.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1993 Springer Science+Business Media Dordrecht

About this chapter

Cite this chapter

Cohn, A. (1993). The Notion of Proof in Hardware Verification. In: Colburn, T.R., Fetzer, J.H., Rankin, T.L. (eds) Program Verification. Studies in Cognitive Systems, vol 14. Springer, Dordrecht. https://doi.org/10.1007/978-94-011-1793-7_16

Download citation

  • DOI: https://doi.org/10.1007/978-94-011-1793-7_16

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-94-010-4789-0

  • Online ISBN: 978-94-011-1793-7

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics