Abstract
In this paper, an analysis of different compressors is done with and without the concept of sleep transistor. In VLSI design, compressor is an important part of multiplier as these are used to reduce the space equipped by partial products as the maximum space in a multiplication process is taken by partial products. The compressor architecture given are exclusively based on combination of three-level MCML gate with the concept of sleep transistor as these are generally suitable for improvement in speed, power consumption, and area the concept of sleep transistor is useful in reducing the leakage current. 16 nm, CMOS technology were used for designing using Tanner EDA 14.1 version of these compressor this results in up to 40 % reduction of power consumption.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Shi, K., & Howard, D. (2006). Sleep transistor design and implementation—simple concepts yet challenges to be optimum. 1-4244-0180-1/06/$20.OO ©C2006, IEEE.
Caruso, G., & Sclafani, D. D. (2010). Analysis of compressor architectures in mos current—mode logic. 978-1-4244-8 157-6/ 1 0/$26.00 ©2010, IEEE.
Kim, J. B. (2009). Low-power MCML circuit with sleep-transistor. 978-1-4244-3870-9/09/$25.00 ©2009, IEEE.
Henzler, S., Georgakos, G., Berthold, J., Eireiner, M., & Schmitt-Landsiedel, D. (2006). Activation technique for sleep-transistor circuits for reduced power supply noise. 1-4244-0303-4/06/$20.00 ©2006, IEEE.
Brauer, E. J., Hatirnaz, I., Badel, S., & Leblebici, Y. (2006). Via-programmable expanded universal logic gate in MCML for structured ASIC applications: Circuit design. 0-7803-9390-2/06/$20.00 ©C2006, IEEE.
Sukhavasi, S. B., Sukhavasi, S. B., Madivada, V. B., khan, H., & Sastry Kalavakolanu, S. R. (2012). Implementation of low power parallel compressor for multiplier using self resetting logic. International Journal of Computer Applications (0975–888), 47(3).
Vijayasalini, P., Nirmal Kumar, R., Dhivya, S. P., & Tamilselvan, G. M. (2013). Design and analysis of low power multipliers and 4:2 compressor using adiabatic logic. International Journal of Emerging Technology and Advanced Engineering, 3(1). Website: www.ijetae.com (ISSN 2250-2459, ISO 9001:2008 Certified Journal).
Rajani, H. P., & Kulkarni, S. (2012). Novel sleep transistor techniques for low leakage power peripheral circuits. International Journal of VLSI design & Communication Systems (VLSICS), 3(4).
Chiou, D. S., Chen, Y. T., Juan, D. C., & Chang, S. C. Sleep transistor sizing in power gating designs. Department of Computer Science, National Tsing-Hua University, Hsinchu, 30013, Taiwan.
Delican, Y., & Morgul, A. (2009). High performance 16-bit MCML multiplier. In Proceedings of ECCTD ‘09, pp. 157–160.
Srinivasan, V., Ha, D. S., & Sulistyo, J. B. (2004). Gigahertz-range MCML multiplier architectures. In Proceedings OJ ISCAS ‘04, pp. 785–788.
Caruso, G., & Macchiarella, A. (2010). A methodology for the design of MOS current-mode logic circuits. IEICE Transactions on Electronics, E93-C(2).
Alioto, M., & Palumbo, G. (2006). Power-aware design techniques for nanometer MOS current-mode logic gates: A design framework. IEEE Circuits and Systems Magazine, AO-59.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2016 Springer Science+Business Media Singapore
About this paper
Cite this paper
Vyas, K., Jain, G., Maurya, V.K., Mehra, A. (2016). Comparative Analysis of MCML Compressor with and Without Concept of Sleep Transistor. In: Satapathy, S., Joshi, A., Modi, N., Pathak, N. (eds) Proceedings of International Conference on ICT for Sustainable Development. Advances in Intelligent Systems and Computing, vol 408. Springer, Singapore. https://doi.org/10.1007/978-981-10-0129-1_27
Download citation
DOI: https://doi.org/10.1007/978-981-10-0129-1_27
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-10-0127-7
Online ISBN: 978-981-10-0129-1
eBook Packages: EngineeringEngineering (R0)