Skip to main content

SOC Prototyping and Debug Techniques

  • Chapter
  • First Online:
Advanced HDL Synthesis and SOC Prototyping
  • 2010 Accesses

Abstract

The chapter discusses the key considerations while choosing the target FPGA and prototyping board to validate the SOC designs. The chapter even covers the multiple FPGA designs and considerations, risk, challenges and how to overcome them. The chapter also covers the Xilinx Zynq-7000 device features and the SOC platform considerations.

Quantum computing is the better choice for the future digital world.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 149.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Hardcover Book
USD 199.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Vaibbhav Taraate .

Rights and permissions

Reprints and permissions

Copyright information

© 2019 Springer Nature Singapore Pte Ltd.

About this chapter

Check for updates. Verify currency and authenticity via CrossMark

Cite this chapter

Taraate, V. (2019). SOC Prototyping and Debug Techniques. In: Advanced HDL Synthesis and SOC Prototyping . Springer, Singapore. https://doi.org/10.1007/978-981-10-8776-9_15

Download citation

  • DOI: https://doi.org/10.1007/978-981-10-8776-9_15

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-10-8775-2

  • Online ISBN: 978-981-10-8776-9

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics