Abstract
The eMMC (embedded multimedia card) device was originally applied for high storage devices on mobile devices by a driver provided a good internal programming interface to the hardware. This article analyzes the read and write characteristics of eMMC devices in high-speed mode. It is proposed to improve the read and write performance of eMMC devices by using frequency replacement algorithm and double buffer as the basic improvement scheme.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Park, S.H., et al.: A pattern adaptive NAND flash memory storage structure. IEEE Trans. Comput. 61(1), 134–138 (2011)
Kim, C., Lee, C.: Design of eMMC controller with multiple channels. In: SOC Design Conference IEEE, pp. 317–318 (2016)
Aljumah, A., Altaf, M.: Amba based advanced DMA controller for SoC. Int. J. Adv. Comput. Sci. Appl. 7(3) (2016)
Mielke, N., et al.: Bit error rate in NAND flash memories. Reliability Physics Symposium, 2008. IRPS 2008. IEEE International IEEE, pp. 9–19 (2008)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2020 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Chen, Y., Liu, S., Niu, Y., Liu, H., Wang, X. (2020). Read and Write Performance Research and Optimization for eMMC Device Driver. In: Liang, Q., Liu, X., Na, Z., Wang, W., Mu, J., Zhang, B. (eds) Communications, Signal Processing, and Systems. CSPS 2018. Lecture Notes in Electrical Engineering, vol 517. Springer, Singapore. https://doi.org/10.1007/978-981-13-6508-9_82
Download citation
DOI: https://doi.org/10.1007/978-981-13-6508-9_82
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-13-6507-2
Online ISBN: 978-981-13-6508-9
eBook Packages: EngineeringEngineering (R0)