Skip to main content

NEC SX Series Vector Computers

  • Reference work entry
Encyclopedia of Parallel Computing
  • 118 Accesses

Synonyms

SIMD (Single Instruction, Multiple Data) Machines

Definition

The SX Series is the parallel vector supercomputer that has been provided by NEC as its flagship high-performance computing system. After the advent of its pioneering models of SX-1/2 back in 1983, NEC has continuously been enhancing this series toward the SX-9, which has the world’s fastest single CPU core performance of 102.4 GFLOPS. It makes up 1 node system of 1.6 TFLOPS peak performance, which can be configured up to 512 nodes enabling almost petascale computing with the maximum vector performance of 839 TFLOPS. The technology basis of the SX Series has led to the realization of the Earth Simulator at JAMSTEC (Japan Agency for Marine-Earth Science and Technology) that has earned the number one position on the Linpack benchmark during 2002–2004 for five times in the row, as well as its successor model (renewed Earth Simulator) put into operational use in 2009. The SX Series has been utilized for a spectrum of...

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 1,600.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Hardcover Book
USD 1,799.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Bibliography

  1. Zeiser T, Hager G, Wellein G (2009) Benchmark analysis and application results for Lattice Boltzmann simulations on NEC SX vector and Intel Nehalem systems. Parallel Process Lett (PPL) 19(4):491–511. DOI: 10.1142/S0129626409000389

    MathSciNet  Google Scholar 

  2. Gebis J, Patterson D (2007) Embracing and extending 20th-century instruction set architectures. Computer 40(4) (published by the IEEE Computer Society):68–75

    Google Scholar 

  3. The high-end computing revitalization task force (HECRTF) (2004) Federal plan for high-end computing. Technical report

    Google Scholar 

  4. NEC SX-9 Supercomputer (2008) http://www.nec.com/de/prod/solutions/hpc-solutions/sx-9/index.html

  5. Supercomputer SX-9/Special Issue (2008) NEC Tech J 3(4). http://www.nec.co.jp/techrep/en/journal/g08/n04/g0804mo.html #name3-1

  6. Takahara H (2009) HPC architecture from application perspectives. In: Resch M et al (eds) High performance computing on vector systems 2009. Springer, Berlin, pp 59–67

    Google Scholar 

  7. Soga T, Musa A, Shimomura Y, Okabe K, Egawa R, Takizawa H, Kobayashi H, Itakura H (2009) Performance evaluation of NEC SX-9 using real science and engineering applications. SC09 technical paper (ACM SIGARCH/IEEE Computer Society). http://scyourway.supercomputing.org/conference/view/pap229

  8. Kobayashi H, Egawa R, Takizawa H, Okabe K, Musa A, Soga T, Isobe Y (2009) Lessons learnt from 1-year experience with SX-9 and toward the next generation vector computing. In: Resch M et al (eds) High performance computing on vector systems 2009. Springer, Berlin, pp 3–22

    Google Scholar 

  9. Intel corporation (2007) Intel Xeon processor 5400 series product brief. http://www.intel.com/Assets/PDF/prodbrief/318664.pdf

  10. Intel corporation (2009) Intel Xeon processor 5500 series product brief. http://www.intel.com/Assets/PDF/prodbrief/322355.pdf

  11. Luszczek P, Bailey D, Dongarra J, Kepner J, Lucas R, Rabenseifner R, Takahashi D (2006) The HPC challenge (HPCC) benchmark suite. http://icl.cs.utk.edu/projectsfiles/hpcc/pubs/sc06_hpcc.pdf

  12. 2010 HPC Challenge Awards (2010) http://www.hpcchallenge.org/custom/index.html?lid=103&slid=238

  13. Oliker L et al (2005) Leading computational methods on scalar and vector HEC platforms. In: IEEE/ACM SC2005, Seattle

    Google Scholar 

  14. System overview of ES2 (JAMSTEC) (2009) http://www.jamstec.go.jp/es/en/system/system.html

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2011 Springer Science+Business Media, LLC

About this entry

Cite this entry

Takahara, H. (2011). NEC SX Series Vector Computers. In: Padua, D. (eds) Encyclopedia of Parallel Computing. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-09766-4_425

Download citation

Publish with us

Policies and ethics