Skip to main content
  • 343 Accesses

5.5 Summary

First an overview of high-level system design was given to locate where and why power estimators come into play. The essence is that power estimators provide a criterion, minimal power consumption, that has to be optimised when comparing different architectural alternatives during system design. Next, a definition was given for an analog power estimator and requirements for a good estimator were discussed. The two main qualities are absolute accuracy and tracking accuracy. Then, two different approaches were presented and compared for the construction of power estimator functions: bottom-up and top-down. Next some theoretical estimator examples were discussed and their usefulness and shortcomings depicted. Finally, a few examples of practical power estimators were given, illustrating that in practice some kind of meet-in-the-middle strategy has to be used to generate good power estimates. The level at which topology-specific information has to be used varies from one analog circuit type to another, but inversely affects the generic properties of the estimator.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. A.G. Venes, R.J. van de Plassche, “An 80-mW, 8-b CMOS Folding A/D Converter with Distributed Track-and-Hold Preprocessing”, Journal of Solid-State Circuits, pp. 1846–1853, December 1996

    Google Scholar 

  2. F. Goodenough, “ADC’s move to cut power dissipation”, Electronic Design, January 9, 1995

    Google Scholar 

  3. G. Gielen et Al., “An analog module generator for mixed analog/digital ASIC design”, International journal of circuit theory and applications, Volume 23, pp 269–283, 1995

    Google Scholar 

  4. Y. Tsividis, “Integrated continuous-time filter design — an overview”, Journal of Solid-State Circuits, pp. 166–176, March 1994

    Google Scholar 

  5. J.O. Voorman, “Continuous time integrated filters”, IEEE Press, 1993

    Google Scholar 

  6. J. Crols and M. Steyaert, “CMOS wireless tranceiver design”, Kluwer academic publishers, Boston, June 1997

    Google Scholar 

  7. E. Lauwers and G. Gielen, “A power estimation model for high-speed CMOS A/D convertors”, Design Automation and Test in Europe — DATE 1999, pp.401–405

    Google Scholar 

  8. M. Pelgrom, A. Duinmaijer, A. Welbers, “Matching properties of MOS transistors”, Journal of Solid-State Circuits, pp. 1433–1439, October 1989

    Google Scholar 

  9. P. Kinget, “Analog VLSI integration of parallel signal processing systems”, PhD thesis, Katholieke Universiteit Leuven, May 1996

    Google Scholar 

  10. R.J. van de Plassche, “Integrated anolog-to-digital and digital-to-analog convertors”, July 1993

    Google Scholar 

  11. I. Mehr, D. Dalton, “A 500 Msample/s 6-Bit Nyquist Rate ADC for Disk Drive Read Channel Applications”, proceedings of ESSCIRC’ 98, pp.236–239.

    Google Scholar 

  12. E. Lauwers and G. Gielen, “High-level power estimation functions for analog filters”, proceedings of ProRISC99/IEEE workshop on Circuits, systems and signal processing

    Google Scholar 

  13. G. Van der Plas, J. Vandenbussche, G. Gielen, W. Sansen, “EsteMate: a tool for automated power and area estimation in analog top-down design and synthesis”, Custom Integrated Circuits Conference, pp. 139–142, May 1997

    Google Scholar 

  14. G. Gielen et. AL, “Use of symbolic analysis in analog circuit synthesis”, Int. Symp. On Circuits and Systems, Vol.3, pp.2205–2208, 1995

    Google Scholar 

  15. E. Lauwers and G. Gielen, “ACTIF: A high-level power estimation tool for analog continuous-time filters”,Proc. ICCAD, San-Jose, CA, pp. 193–196, November 2000

    Google Scholar 

  16. R. Castello, I. Bietti, F. Svelto, “High-frequency analog filters in deep-submicron CMOS technology”, Proc. ISSCC, 1999, MP4.5

    Google Scholar 

  17. C. Yoo, S-W. Lee, W. Kim, “A +/-1.5V, 4MHz CMOS continuous-time filter with single-integrator based tuning”, JSSC, Vol.33, Jan. 1998, pp. 18–27

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2001 Kluwer Academic Publishers

About this chapter

Cite this chapter

Lauwers, E., Gielen, G. (2001). High-Level Power Estimation of Analog Front-End Blocks. In: Wambacq, P., Gielen, G., Gerrits, J., van Leuken, R., de Graaf, A., Nouta, R. (eds) Low-Power Design Techniques and CAD Tools for Analog and RF Integrated Circuits. Springer, Boston, MA. https://doi.org/10.1007/0-306-48089-1_5

Download citation

  • DOI: https://doi.org/10.1007/0-306-48089-1_5

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-0-7923-7432-9

  • Online ISBN: 978-0-306-48089-8

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics