This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
R. Fontana, A. Ameti, E. Richley, L. Beard, and D. Guy, “Recent advances in ultra wideband communications systems,” IEEE Conference on UWB Systems and Technologies, 2002
G. Aiello, “Challenges for ultra-wideband (UWB) CMOS integration,” IEEE MTT-S Int. Microwave Symp. Dig., vol. 1, pp. 361–364, June 2003
J. Rudell, J. Ou, R. Narayanaswami, G. Chien, J. Weldon, L. Lin, K. Tsai, L. Lee, K. Khoo, D. Au, T. Robinson, D. Gerna, M. Otsuka, and P. Gray, “Recent developments in high integration multi-standard CMOS transceivers for personal communication systems,” in Proc. Int. Symp. Low Power Electronics and Design, Monterey, CA, Aug. 1998, pp. 149–154
A. Rofougaran, G. Chang, J. Rael, J. Chang, M. Rofougaran, P. Chang, and A. Abidi, “The future of CMOS wireless transceivers,” in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, San Francisco, CA, Feb. 1997, pp. 118–119, 440
B. Razavi, “Challenges and trends in RF design,” in Proc. IEEE ASIC Conf., Rochester, NY, Sept. 1996, pp. 81–86
L. Larson, “Integrated circuit technology options for RFIC’s — present status and future directions,” IEEE J. Solid-State Circuits, vol. 33, pp. 387–399, Mar. 1998
Q. Huang, F. Piazza, P. Orsatti, and T. Ohguro, “The impact of scaling down to deep submicron on CMOS RF circuits,” IEEE J. Solid-State Circuits, vol. 33, pp. 1023–1036, July 1998
B. Razavi, “Challenges in the design of frequency synthesizers for wireless applications,” in Proc. IEEE Custom Integrated Circuits Conf. (CICC), May 1997, pp. 395–402
K. Shu and E. Sánchez-Sinencio, “A 5-GHz prescaler using improved phase switching,” in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), vol. 3, Phoenix, AZ, May 2002, pp. 85–88
K. Shu, E. Sánchez-Sinencio, and J. Silva-Martínez, “A 2.1-GHz monolithic frequency synthesizer with robust phase switching prescaler and loop capacitance scaling,” in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), vol. 4, Phoenix, AZ, May 2002, pp. 791–794
K. Shu, E. Sánchez-Sinencio, J. Silva-Martínez, and S. Embabi, “A 16mW, 2.23∼2.45GHz fully integrated ΣΔ PLL with novel prescaler and loop filter in 0.35µm CMOS,” in Proc. IEEE Radio Frequency Integrated Circuits Symp., Philadelphia, PA, June 2003, pp. 181–184
K. Shu, E. Sánchez-Sinencio, J. Silva-Martínez, and S. Embabi, “A 2.4-GHz monolithic fractional-N frequency synthesizer with robust phase switching prescaler and loop capacitance multiplier,” IEEE J. Solid-State Circuits, vol. 38, pp. 866–874, June 2003
J. Craninckx and M. Steyaert, “A 1.75-GHz/3-V dual-modulus divide-by-128/129 prescaler in 0.7-µm CMOS,” IEEE J. Solid-State Circuits, vol. 31, pp. 890–897, July 1996
M. Perrott, “Techniques for high date rate modulation and low power operation of fractional-N frequency synthesizers,” Ph.D. dissertation, Mass. Inst. Technol., Cambridge, MA, Sept. 1997
A. Benachour, S. Embabi, and A. Ali, “A 1.5GHz sub-2mW CMOS dual modulus prescaler,” in Proc. IEEE Custom Integrated Circuits Conf. (CICC), San Diego, CA, May 1999, pp. 613–616
N. Krishnapura and P. Kinget, “A 5.3-GHz programmable divider for HiperLAN in 0.25-µm CMOS,” IEEEJ. Solid-State Circuits, vol. 35, pp. 1019–1024, July 2000
D. Mijuskovic, M. Bayer, T. Chormcz, N. Garg, F. James, P. McEntarfer, and J. Porter, “Cell-based fully integrated CMOS frequency synthesizers,”IEEE J. Solid-State Circuits, vol. 29, pp. 271–279, Mar. 1994
J. Craninckx and M. Steyaert, “A fully integrated CMOS DCS-1800 frequency synthesizer,” IEEE J. Solid-State Circuits, vol. 33, pp. 2054–2065, Dec. 1998
W. Chen and J. Wu, “A 2-V, 1.8-GHz BJT phase-locked loop,” IEEE J. Solid-State Circuits, vol. 34, pp. 784–789, June 1999
C. Lo and H. Luong, “A 1.5-V 900-MHz monolithic CMOS fast-switching frequency synthesizer for wireless applications,” IEEE J. Solid-State Circuits, vol. 37, pp. 459–470, Apr. 2002
Y. Koo, H. Huh, Y. Cho, J. Lee, J. Park, K. Lee, D. Jeong, and W. Kim, “A fully integrated CMOS frequency synthesizer with charge-averaging charge pump and dual-path loop filter for PCS-and cellular-CDMA wireless systems,” IEEE J. Solid-State Circuits, vol. 37, pp. 536–542, May 2002
T. Kan, G. Leung, and H. Luong, “2-V, 1.8-GHz fully integrated CMOS dual-loop frequency synthesizer,” IEEE J. Solid-State Circuits, vol. 37, pp. 1012–1020, Aug. 2002
S. Solis-Bustos, J. Silva-Martínez, F. Maloberti, and E. Sánchez-Sinencio, “A 60-dB dynamic range CMOS sixth-order 2.4-Hz Low-pass filter for medical applications,” IEEE Trans. Circuits Syst. II, vol. 47, pp. 1391–1398, Dec. 2000
K. Shu, E. Sánchez-Sinencio, F. Maloberti, and U. Eduri, “A comparative study of digital ΣΔ modulators for fractional-N synthesis,” in IEEE Proc. ICECS’01, Malta, Sept. 2001, pp. 1391–1394
Rights and permissions
Copyright information
© 2005 Springer Science+Business Media, Inc.
About this chapter
Cite this chapter
(2005). Introduction. In: CMOS PLL Synthesizers: Analysis and Design. The International Series in Engineering and Computer Science, vol 783. Springer, Boston, MA. https://doi.org/10.1007/0-387-23669-4_1
Download citation
DOI: https://doi.org/10.1007/0-387-23669-4_1
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-23668-1
Online ISBN: 978-0-387-23669-8
eBook Packages: EngineeringEngineering (R0)