Skip to main content
SpringerLink
Log in

Influence of logic block layout architecture on FPGA performance

  • Conference paper
  • First Online:
Field-Programmable Logic Architectures, Synthesis and Applications (FPL 1994)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 849))

Included in the following conference series:

  • 296 Accesses

Abstract

Among the several FPGA technologgies available today, the comparison of tiiming performances is always device dependent.In order to compare accurately the performances of the logic block architectures used in FPGA's families, we have implemented different functions.Using a layout synthesizer we evaluate post layout performances of these functions.A methodology to optimize the size of transistor gates in Look-up Tables is proposed

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. S. Singh, J. Rose, P. Chow, D. Lewis ”The effect of logic Block architecture on FPGA performance”IEEE Journal of Solid State Circuits, Vol. 27, N∘3, March 1992.

    Google Scholar 

  2. S. Singh, ”The effect of logic Block architecture on the speed of field programmable gate array”,M.A. Sc. thesis, Dept. Elect. Eng., Univ. of Toronto, Ont. Canada, Aug. 1991

    Google Scholar 

  3. A. E. Gamal ”An architecture for electrically configurable gate arrays” IEEE Journal of Solid State Circuits, Vol. 24, N∘2, April 1989.

    Google Scholar 

  4. F. Moraes, N.Azemard, M.Robert, D. Auvergne ”Flexible macrocell layout generator”,Proc. of 4th ACM/SIGDA physical Design Workshop, Los Angeles, 1993, p. 105–116

    Google Scholar 

  5. F. Moraes, N.Azemard, M.Robert, D. Auvergne ”Tool box for performance driven macrocell layout ggenerator”, Fourth Eurochip Workshop on VLSI design training,Toledo,September 1993.

    Google Scholar 

  6. D.Auvergne, N.Azemard, V. Bonzom, D. Deschacht, M.Robert ”Formal sizing rules of CMOS circuits”,The European Design Automation Conference, Amsterdam, February 1991.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Sciences-LIRMM, UMR 9928 CNRS/UMII, Universite Montpellier II, 161 rue Ada (case 477), 34392, Montpellier cedex 5, France

    M. Robert, L. Torres, F. Moraes & D. Auvergne

Authors
  1. M. Robert
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. L. Torres
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. F. Moraes
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. D. Auvergne
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Reiner W. Hartenstein Michal Z. Servít

Rights and permissions

Reprints and permissions

Copyright information

© 1994 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Robert, M., Torres, L., Moraes, F., Auvergne, D. (1994). Influence of logic block layout architecture on FPGA performance. In: Hartenstein, R.W., Servít, M.Z. (eds) Field-Programmable Logic Architectures, Synthesis and Applications. FPL 1994. Lecture Notes in Computer Science, vol 849. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-58419-6_67

Download citation

  • DOI: https://doi.org/10.1007/3-540-58419-6_67

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-58419-3

  • Online ISBN: 978-3-540-48783-8

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation