Abstract
The introduction of the concept of integrated circuits in 1958 by Jack Kilby and Robert Noyce enabled the electronics industry to achieve a phenomenal growth over the past several decades. The dimensions of semiconductor devices have been continuously shrinking to meet the needed requirements of high speed and low power as demanded by the circuit designers. Moore’s law is a well-established rule of thumb for scaling device dimensions. Minimum feature sizes of MOSFET devices have shrunk considerably since 1970, thereby increasing the number of transistors in a single integrated circuit as illustrated in Fig. 2.1
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Moore’s Law: 40th Anniversary: http://www.intel.com/cd/corporate/techtrends/emea/eng/209729.htm
Arden WM (2002) The international technology roadmap for semiconductors – Perspectives and challenges for the next 15 years. Curr Opin Solid State Mater Sci 6(5):371–377
Moore G (2003) No Exponential is Forever: But “Forever” Can Be Delayed! IEEE international solid state circuits conference (ISSCC)
Henzler S (2007) Power management of digital circuits in deep sub-micron CMOS Technologies, Springer
Baccarani G, Wordeman MR, Dennard RH (1984) Generalized scaling theory and its application to a 1/4 micron MOSFET design. IEEE Trans Electron Devices ED-31:452–462
Doering R, Nishi Y (2007) Handbook of semiconductor manufacturing technology, 2nd edn. CRC Press, Taylor & Francis Group, Boca Raton, p 1. ISBN 978-1-5744-4675-3
Sakurai T, Matsuzawa A, Douseki T (2006) Fully-depleted SOI CMOS circuits and technology for ultralow-power application. Springer, New York, p 1. ISBN 0387292179
Celler GK, Cristoloveanu S (2003) Frontiers of silicon-on-insulator. J Appl Phys 93(9):4955–4978
Blalock BJ, Cristoloveanu S, Dufrene BM, Allibert F, Mojarradi MM (2002) The multiple-gate MOS-JFET transistor. Int J High Speed Electron Syst 12(2):511–520
Sakurai T, Matsuzawa A, Douseki T (2006) Fully-depleted SOI CMOS circuits and technology for ultralow-power application. Springer, p 1, ISBN: 0387292179
http://news.cnet.com/IBM-touts-chipmaking-technology/2100-1001_3-254983.html
Colinge JP (1991) Silicon-on-insulator technology: materials to VLSI. Kluwer, Dordrecht, the Netherlands
Lu LT, Jacobs JB, Chung JE, Antoniadis DA (1994) Deep-submicrometer channel design in silicon-on-insulator (SOI) MOSFETs. IEEE Electron Device Lett 15:366–369
Shahidi GG (2002) SOI Technology for the GHz Era. IBM J Res Dev 46(2/3):121–131
Bohr MT, Chau RS, Ghani T, Mistry K (2007) The high-k solution. IEEE Spectr 44:30–35
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2010 Springer Science+Business Media, LLC
About this chapter
Cite this chapter
Islam, S.K., Haider, M.R. (2010). Devices for Low Power Electronics. In: Sensors and Low Power Signal Processing. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-79392-4_2
Download citation
DOI: https://doi.org/10.1007/978-0-387-79392-4_2
Published:
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-79391-7
Online ISBN: 978-0-387-79392-4
eBook Packages: EngineeringEngineering (R0)