Skip to main content

Combinational Circuit Design

  • Chapter
Fluid Power Logic Circuit Design
  • 64 Accesses

Abstract

As discussed in chapter 5, combinational circuit output signals depend solely on the momentary state of their input signals or input variables. Time-delay and signal memorisation are not taken into consideration in combinational circuits. This fact makes combinational circuits relatively simple to design and the Karnaugh-Veitch map is once again used to minimise equations. A further helpful design tool for combinational circuits is the truth table, which is discussed in the following design problems.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Author information

Authors and Affiliations

Authors

Copyright information

© 1979 Peter Rohner

About this chapter

Cite this chapter

Rohner, P. (1979). Combinational Circuit Design. In: Fluid Power Logic Circuit Design. Palgrave, London. https://doi.org/10.1007/978-1-349-16126-3_10

Download citation

  • DOI: https://doi.org/10.1007/978-1-349-16126-3_10

  • Publisher Name: Palgrave, London

  • Print ISBN: 978-0-333-25647-3

  • Online ISBN: 978-1-349-16126-3

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics