Skip to main content

ESD Design for Signal Path Analog

  • Chapter
  • First Online:
ESD Design for Analog Circuits

Abstract

The purpose of this and the following chapters is to demonstrate the implementation of different ESD protection approaches specific to analog products. Two major categories of analog products are used as examples demonstrating ESD protection challenges and solutions: the signal path and the power management products. The first category is addressed in this chapter. Chapter 7 is focused on the specifics of power management products. These products include low-voltage and high-voltage integrated DC–DC converters and controllers, LED and display drivers, and other power products.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 249.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Stadler W, Brodbeck T, Gartner R, Gossner H (2006) Cable discharges into communication interfaces. Proc. EOS/ESD Symposium, 144–151.

    Google Scholar 

  2. Deatherage J, Jones D (2000) Multiple factors trigger cable discharge events in Ethernet LANs. Electron Design 48(25):111–116.

    Google Scholar 

  3. Pischl N (2005) ESD transfer through Ethernet magnetics. Proc. Intl. EMC Symposium, 356–363.

    Google Scholar 

  4. Pommerenke D (2001) Charged cable event. IEEE 802.3 Cable Discharge Ad-Hoc, February 2001.

    Google Scholar 

  5. Monticelli D (2004) The future of complementary bipolar. BCTM, 21–25.

    Google Scholar 

  6. Concannon A (2007–2008) National Semiconductor, Internal Engineering Analysis Report.

    Google Scholar 

  7. Jansen P, Thijs S. Linten D, et al. (2005) RF ESD protection strategies – the design and performance trade-off challenges. Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 21–21 September 2005, 489–496.

    Google Scholar 

  8. Denison M, Murtaza S, Steinhoff R (2007) 25 V ESD NPN transistor optimized by distributed emitter ballasting using emitter contact area segmentation. Proc. Int. Rel. Phys. Symp., 604–605.

    Google Scholar 

  9. Anderson WR (2009) I/O Design Concepts for the ESD Engineer, International ESD Workshop, South Lake, Tahoe, 2009 Seminar #1.

    Google Scholar 

  10. Ram C (2007) Cable Discharge Event(CDE) Stress Simulation Test Procedure for Integrated Circuits. Texas Instruments.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Vladislav A. Vashchenko .

Rights and permissions

Reprints and permissions

Copyright information

© 2010 Springer Science+Business Media, LLC

About this chapter

Cite this chapter

Vashchenko, V.A., Shibkov, A. (2010). ESD Design for Signal Path Analog. In: ESD Design for Analog Circuits. Springer, Boston, MA. https://doi.org/10.1007/978-1-4419-6565-3_6

Download citation

  • DOI: https://doi.org/10.1007/978-1-4419-6565-3_6

  • Published:

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4419-6564-6

  • Online ISBN: 978-1-4419-6565-3

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics