Abstract
This chapter is the first of two chapters that outlines the methodology for logic synthesis using the Synopsys Design Compiler. After a design has been described in HDL and functionally simulated, the next step involves logic synthesis using DC. Herein lies the core of the synthesis process. How can one get the best results from the synthesis tool? What is the methodology to be followed in optimizing a design? Is synthesis a push-button solution? This chapter begins with a description of the constraints specified on designs and the timing reports generated by DC. A brief description of commonly used DC commands and options has been provided to help the reader get familiar with the process of optimizing designs. Then, strategies for optimization and general guidelines for synthesis are discussed. Finally, a number of “classic scenarios” have been presented based on actual user experiences. At each stage, the relevant dc_shell commands have been provided.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Design Compiler Family Reference Manual
DesignTime: Constraining Designs for Timing and Analysis Application Note
Flattening and Structuring: A Look at Optimization Strategies Application Note
Synopsys Newsletter, Impact Support Center Q&A
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1997 Kluwer Academic Publishers
About this chapter
Cite this chapter
Kurup, P., Abbasi, T. (1997). Constraining and Optimizing Designs — I. In: Logic Synthesis Using Synopsys®. Springer, Boston, MA. https://doi.org/10.1007/978-1-4613-1455-4_4
Download citation
DOI: https://doi.org/10.1007/978-1-4613-1455-4_4
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4612-8634-9
Online ISBN: 978-1-4613-1455-4
eBook Packages: Springer Book Archive