Skip to main content

Transmitter Architectures and Power Amplifier

  • Chapter
  • First Online:
VLSI for Wireless Communication
  • 2157 Accesses

Abstract

In Chapter 1 we focused on the blocks enclosed by dotted lines in Figure 1.1. They are the modulator, demodulator, and channel part of the communication system. We now redraw Figure 1.1 as Figure 9.1, with the transmitter back end enclosed by dotted lines.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 54.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Notes

  1. 1.

    Polyphase concept is also used in receiver [7], for image rejection

  2. 2.

    Also shown is a frequency component at ω2, which may come, for example, from LO feedthrough

  3. 3.

    In [18], more advanced model using Volterra series, like in chapter 4, 5 are used to model the PA. This includes capacitive effect, which further moves the zero crossing and aggravates the situation.

References

  1. Laskar et.al, Advanced Integrated Communication Microsystems, Wiley/IEEE, 2009

    Google Scholar 

  2. Zhang P. et.al “A Direct Conversion CMOS Transceiver for IEEE 802.11a WLANs” Digest of ISSCC, Feb 2003 pg. 354–355

    Google Scholar 

  3. Su D. et.al “A 5GHz CMOS Transceiver for IEEE 802.11a Wireless LAN” Digest of ISSCC, Feb 2002 pg. 92–93

    Google Scholar 

  4. Sowlati T. et.al, “Quad-band GSM/GPRS/EDGE polar loop transmitter” Digest of ISSCC, Feb 2004 pg. 186–187

    Google Scholar 

  5. Weldon, J., R Narayansaswami, Gray, P.R et.al, “A 1.75-GHz Highly Integrated Narrow-Band CMOS Transmitter with Harmonic-Rejection Mixers” IEEE Journal of Solid State Circuits, Vol. 36, No. 12, pg. 2003–2015, December 2001

    Article  Google Scholar 

  6. Paolo Colantonio, Franco Giannini, Ernesto Limiti, High Efficiency RF and Microwave Solid State Power Amplifiers, Wiley, 2009

    Google Scholar 

  7. Behbahani F. et.al, “CMOS Mixers and Polyphase Filters for large Image Rejection”, IEEE Journal of Solid State Circuits, Vol. 36, No. 6, pg. 873–887, June 2003.

    Article  Google Scholar 

  8. Crols J. Steyaert M., “A Fully Integrated 900MHz CMOS Double Quadrature Downconverter”, IEEE International Solid State Circuit Conference, Feb 1995, pg. 136–137

    Google Scholar 

  9. Magoon R., Molnar A., “RF Local oscillator Path for GSM Direct Conversion Transceiver with True 50% Duty Cycle Divide by Three and Active Third Harmonic Cancellation”, IEEE Radio Frequency Integrated Circuits Symposium, June 2002, pg. 23–26

    Google Scholar 

  10. R. Hassun, M. Flaherty, R. Matreci, M. Taylor, “Effective evaluation of link quality using error vector magnitude techniques,” Proceedings of Wireless Communications Conference, Aug., 1997, pp. 89–94

    Google Scholar 

  11. Frank Carr-ISCAS 1996, special session on “VLSI for wireless applications”

    Google Scholar 

  12. I. D. Robertson(edited), MMIC Design, IEE, 1995

    Google Scholar 

  13. G. Gonzalez, Microwave Transistor Amplifiers, 2nd ed., Prentice Hall, 1997.

    Google Scholar 

  14. ETSI European digital cellular telecommunications system, radio transmission and reception, GSM 05.05

    Google Scholar 

  15. Lam, N., Leung B., “Dynamic Quadrant Swapping Scheme Implemented in a Post conversion Block for I,Q Mismatch Reduction in a DQPSK receiver”, IEEE Journal of Solid State Circuits, Vol. 45, No. 2, pg. 322–337, February 2010.

    Article  Google Scholar 

  16. Donald Woods, “Reappraisal of the Unconditional Stability Criteria for Active 2-Port Networks in Terms of S Parameters”, IEEE Transactions on circuits and systems, vol. 23, no. 2, February 1976, pg.73–81

    Article  Google Scholar 

  17. A. Behzad, “Wireless LAN Radio Design”, IEEE ISSCC Tutorial, February 15, 2004, pg.74

    Google Scholar 

  18. Marion Lee Edwards, and Jeffrey H. Sinsky, A New Criterion for Linear 2-Port Stability Using a Single Geometrically Derived Parameter”, IEEE Transactions on microwave theory and techniques, vol. 40, no. 12, December, 1992, pg. 2303–2311

    Article  Google Scholar 

  19. DVB-T Power Amplifiers Modelling and Compensation Carole Raynall, Denis Masse’, Pierre KasserI, Jean-Pierre Cances2 and Vahid Meghdadi2 ITDF, Metz, France; 2University of Limoges, Limoges, France

    Google Scholar 

  20. H. Krauss, C. Bostian, F. Raab, Solid State Radio Engineering, New York, John Wiley & Sons, In., 1980

    Google Scholar 

  21. Tsai, K., Gray, P.R, “A 1.9-GHz 1-W CMOS Class-E Power Amplifier for Wireless Communications” IEEE Journal of Solid State Circuits, Vol. 34, No. 7, July, pg. 962–970, July 1999

    Article  Google Scholar 

  22. Chen J., Niknejad, A. M., “A Compact 1V 18.6dBm 60GHz Power Amplifier in 65nm CMOS” Digest of ISSCC, Feb 2011 pg. 432–433

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Bosco Leung .

Rights and permissions

Reprints and permissions

Copyright information

© 2011 Springer Science+Business Media, LLC

About this chapter

Cite this chapter

Leung, B. (2011). Transmitter Architectures and Power Amplifier. In: VLSI for Wireless Communication. Springer, Boston, MA. https://doi.org/10.1007/978-1-4614-0986-1_9

Download citation

  • DOI: https://doi.org/10.1007/978-1-4614-0986-1_9

  • Published:

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4614-0985-4

  • Online ISBN: 978-1-4614-0986-1

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics