Skip to main content

Discrete Power MOSFET Package Design and Analysis

  • Chapter
  • First Online:
Power Electronic Packaging
  • 4742 Accesses

Abstract

In the world of semiconductor packaging, most of the attention is focused on high pin count, stack die/3D/TSV, and mixed-signal ICs integration. But the real workhorses in most system are the power devices that fuel those flashy central processing unit and digital signal process ICs for power management and conversion (Trends of power packaging and modeling, 2008; Trends in analog and power packaging, 2009). Discrete power device is one of these applications. Typical discrete products include various Diodes, Bipolars, metal-oxide-semiconductor field effect transistor (MOSFET)s, and insulated gate bipolar transistor (IGBT)s. One development in discrete power package is the trend of more leads for a large die. Example is the leads of the TO-220 package; they have been increased from 3 to 5 or 7 leads and above. The multiple direction heat transfer and lower electrical resistance of drain and source Rds(on) are also the development needs. Since power levels and power density requirements continue to increase for many types of end equipment such as personal computers, servers, network, and telecom systems, it demands higher performance from the components that make up the power management system. This chapter introduces the trends of discrete power package design, material usage, and the analysis of the discrete power package performance.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 219.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 279.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 279.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Liu Y, Irving S, Luk T, Kinzer D (2008) Trends of power packaging and modeling. In: EPTC2008, Singapore (Keynote)

    Google Scholar 

  2. Dan K (2009) Trends in analog and power packaging. In: EuroSimE2009, Delft (Keynote)

    Google Scholar 

  3. Qian Q, Liu Y, Liu YM, Yang H, Irving S (2006) TO220 package copper stud bumping for flip-chip applications lead frame optimization for reducing trim and form delamination. In: ICEPT 2006, Shanghai

    Google Scholar 

  4. Fairchild application report AN-6060 (2007) Guidelines on lead forming, trimming lead length, and heat sink mounting, South Portland, USA, http://www.fairchildsemi.com

  5. Harman G (2010) Wire bonding in microelectronics. McGraw Hill

    Google Scholar 

  6. Levine L, Chaudhuri A, Stepniak F (2006) Copper stud bumping for flip-chip applications. In: Semiconductor international-New Technologies at SEMICON West, June 2006

    Google Scholar 

  7. Shin MS, Kim YH, (2003) Microstructure characterization of Sn-Ag solder joints between stud bumps and metal pads. J Electr Mater, vol 32, pp 1448–1454

    Google Scholar 

  8. Liu YM, Liu Y, Irving S, Luk T, Wang Q (2008) Investigation of BPSG profile and FAB size on Cu stud bumping process by modeling and experiment. In: EuroSimE 2008, Freiburg, Germany

    Google Scholar 

  9. Wang Q, Ho I, Li M (2009) Enhanced electrical and thermal properties of trench metal-oxide-semiconductor field-effect transistor built on copper substrate. In: IEEE Electron device letters, vol 30. pp 61–63 (© 2009 IEEE. Reprinted with permission from IEEE)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 2012 Springer Science+Business Media, LLC

About this chapter

Cite this chapter

Liu, Y. (2012). Discrete Power MOSFET Package Design and Analysis. In: Power Electronic Packaging. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-1053-9_3

Download citation

  • DOI: https://doi.org/10.1007/978-1-4614-1053-9_3

  • Published:

  • Publisher Name: Springer, New York, NY

  • Print ISBN: 978-1-4614-1052-2

  • Online ISBN: 978-1-4614-1053-9

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics