Skip to main content

Noise Reduction by Multi-Phase Interleaving and Fragmentation

  • Chapter
  • First Online:
CMOS Integrated Capacitive DC-DC Converters

Part of the book series: Analog Circuits and Signal Processing ((ACSP))

  • 3160 Accesses

Abstract

Capacitive DC–DC converters are switched-mode power supplies and thus inevitably generate switching noise. But a fully integrated DC–DC converter is also part of a SoC. Therefore the noise influences the other building blocks of the SoC. It is shown in this chapter that noise mitigation in fully integrated DC–DC converters has a certain cost, related to the chip area that is required to achieve this. The resilience of the other building blocks with respect to the noise generated by the DC–DC converter determines the acceptable level of noise and as a consequence the converter’s cost.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 109.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 139.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 159.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Notes

  1. 1.

    The voltage across the bond-wire is proportional with the time derivative of the current through the bond-wire: \(V_{L}=\frac{LdI}{dt}\).

  2. 2.

    In this case only the charge leakage through the oxide is modeled. It is generally accepted that this leakage component is the dominant leakage phenomenon in CMOS integrated capacitors. (Rius and Meijer 2004).

  3. 3.

    A digital load can be modeled as a capacitor switching between the supply and the ground and thus his behavior resembles a (switched-capacitor) resistor.

  4. 4.

    By using separate ground connections and isolating the substrate by means of well’s, pockets or guard rings.

  5. 5.

    The peak current is reduced with a factor \(N_{MP}\) since the switch resistance increased by a factor \(N_{MP}\).

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 2013 Springer Science+Business Media New York

About this chapter

Cite this chapter

Van Breussegem, T., Steyaert, M. (2013). Noise Reduction by Multi-Phase Interleaving and Fragmentation. In: CMOS Integrated Capacitive DC-DC Converters. Analog Circuits and Signal Processing. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-4280-6_4

Download citation

  • DOI: https://doi.org/10.1007/978-1-4614-4280-6_4

  • Published:

  • Publisher Name: Springer, New York, NY

  • Print ISBN: 978-1-4614-4279-0

  • Online ISBN: 978-1-4614-4280-6

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics