Skip to main content
SpringerLink
Log in

GS/s AD Conversion for Broadband Multi-stream Reception

  • Chapter
  • First Online:
Nyquist AD Converters, Sensor Interfaces, and Robustness

  • 2403 Accesses

Abstract

In this paper we present a fully integrated solution for broadband multi-stream reception, based on the direct sampling receiver architecture. The key enabler of such a solution is a 64-times interleaved 2.6 GS/s 10 b Successive-Approximation-Register ADC. The ADC combines interleaving hierarchy with an open-loop buffer array operated in feedforward-sampling and feedback-SAR mode. It is used in a fully integrated direct sampling receiver for DOCSIS 3.0 including a digital multi-channel selection filter and a PLL. The ADC achieves an SNDR of 48.5 dB and a THD of less than − 58 dB at Nyquist with an input signal of 1.4Vpp − diff. It consumes 480 mW from 1.2/1.3/1.6 V supplies and occupies an area of 5.1 mm2 in 65 nm CMOS.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Data over cable service interface specifications (2009) DOCSIS3.0, Physical layer specification, CM-SP-PHYv3.0-I08-090121, Cable Labs, 21 Jan 2009

    Google Scholar 

  2. CSR (former Microtune) MT2170 datasheet, single-chip DOCSIS 3.0 wideband tuner, available through http://http://www.csr.com/products/107/mt217

  3. Gatta F et al (2009) An embedded 65 nm CMOS baseband IQ 48 MHz–1 GHz dual tuner for DOCSIS 3.0. IEEE J Solid-St Circ 44(12):3511–3525

    Article  Google Scholar 

  4. Janssen E, Doris K, Zanikopoulos A, van der Weide G, Vertregt M, Jamin O, Courtois F, Blard N, Kristen M, Bertrand S, Riviere F, Deforeit F, Blanc G, Penning Y, Lefebvre F, Viguier D, Dubois M, Vrignaud V, Cazettes C, Schaller L, Jenvrin G (2011) A direct sampling multi-channel receiver for DOCSIS 3.0 in 65 nm CMOS. In: Symposium on VLSI circuits (VLSIC), pp 292–293, 15–17 June 2011

    Google Scholar 

  5. Balakrishnan A (1962) On the problem of time jitter in sampling. IEEE Trans Inf Theory 8(3):226–236

    Article  MATH  Google Scholar 

  6. Doris K (2004) High-speed D/A converters: from analysis and synthesis concepts to IC implementation. Ph.D. thesis, Technical University Eindhoven, The Netherlands, 2004

    Google Scholar 

  7. Kurosawa N et al (2001) Explicit analysis of channel mismatch effects in time-interleaved ADC systems. IEEE Trans Circuits Syst I, Fundam Theory Appl 48(3):261–271

    Article  MathSciNet  Google Scholar 

  8. Vogel C (2005) The impact of combined channel mismatch effects in time-interleaved ADCs. IEEE Trans Instrum Meas 54(1):415–427

    Article  Google Scholar 

  9. Black WC, Hodges DA (1980) Time interleaved converter arrays. IEEE J Solid-St Circ 15(6):1022–1029

    Article  Google Scholar 

  10. Poulton K et al (2003) A 20GS/s 8b ADC with a 1 MB Memory in 0.18 um CMOS. In: IEEE international solid-state circuits conference, Digest of technical papers, pp 318–319

    Google Scholar 

  11. Schvan P et al (2008) A 24 GS/s 6b ADC in 90 nm CMOS. In: IEEE international solid-state circuits conference, Digest of technical papers, pp 544–545

    Google Scholar 

  12. Greshishchev D et al (2010) A 40GS/s 6b ADC in 65 nm CMOS. In: IEEE international solid-state circuits conference, Digest of technical papers, pp 390–391

    Google Scholar 

  13. Louwsma SM, van Tuijl AJM, Vertregt M, Nauta B (2008) A 1.35 GS/s, 10 b, 175 mW time-interleaved AD converter in 0.13 μm CMOS. IEEE J Solid-St Circ 43(4):778–786

    Article  Google Scholar 

  14. Payne R et al (2011) A 12b 1GS/s SiGe BiCMOS two-way time-interleaved pipeline ADC. In: IEEE international solid-state circuits conference, Digest of technical papers, pp 182–184

    Google Scholar 

  15. Van de Vel H, Buter BAJ, van der Ploeg H, Vertregt M, Geelen GJGM, Paulus EJF (2009) A 1.2-V 250-mW 14-b 100-MS/s digitally calibrated pipeline ADC in 90-nm CMOS. IEEE J Solid-St Circ 44(4):1047–1056

    Article  Google Scholar 

  16. Ali AMA, Dillon C, Sneed R, Morgan AS, Bardsley S, Kornblum J, Wu L (2006) A 14-bit 125 MS/s IF/RF sampling pipelined ADC With 100 dB SFDR and 50 fs Jitter. IEEE J Solid-St Circ 41(8):1846–1855

    Article  Google Scholar 

  17. Verbruggen B et al (2010) A 2.6 mW 6b 2.2GS/s 4-times interleaved fully dynamic pipelined ADC in 40 nm digital CMOS. In: IEEE international solid-state circuits conference, Digest of technical papers, pp 296–297

    Google Scholar 

  18. Nazemi A, Grace C, Lewyn L, Kobeissy B, Agazzi O, Voois P, Abidin C, Eaton G, Kargar M, Marquez C, Ramprasad S, Bollo F, Posse VA, Wang S, Asmanis G (2008) A 10.3GS/s 6bit (5.1 ENOB at Nyquist) time-interleaved/pipelined ADC using open-loop amplifiers and digital calibration in 90 nm CMOS. In: IEEE symposium on VLSI circuits, pp 18–19, 18–20 June 2008

    Google Scholar 

  19. Chen C-Y, Wu J (2011) A 12b 3GS/s pipeline ADC with 500 mW and 0.4 mm2 in 40 nm digital CMOS. In: Proceedings of the IEEE symposium on VLSI circuits

    Google Scholar 

  20. Murmann B (2011) Low-power pipelined A/D conversion. In: Proceedings of the 20th workshop on advances in analog circuit design (AACD), April 2011

    Google Scholar 

  21. Vecchi D, Mulder J, van der Goes FML, Westra JR, Ayranci E, Ward CM, Wan J, Bult K (2011) An 800 MS/s dual-residue pipeline ADC in 40 nm CMOS. IEEE J Solid-St Circ 46(12):2834–2844

    Article  Google Scholar 

  22. Ahmed I, Mulder J, Johns DA (2009) A 50MS/s 9.9 mW pipelined ADC with 58 dB SNDR in 0.18 μm CMOS using capacitive charge-pumps. In: IEEE international solid-state circuits conference – Digest of technical papers. ISSCC 2009, vol 165a, pp 164–165, 8–12 Feb 2009

    Google Scholar 

  23. Brooks L, Lee H-S (2009) A 12b, 50 MS/s, fully differential zero-crossing based pipelined ADC. IEEE J Solid-St Circ 44(12):3329–3343

    Article  Google Scholar 

  24. Huang Y-C, Lee T-C (2011) A 10-bit 100-MS/s 4.5-mW pipelined ADC with a time-sharing technique. IEEE Trans Circuits Syst I, Reg Papers 58(6):1157–1166

    Article  MathSciNet  Google Scholar 

  25. van Elzakker M, van Tuijl E, Geraedts P, Schinkel D, Klumperink E, Nauta B (2010) A 10-bit charge-redistribution ADC consuming 1.9 μW at 1 MS/s. IEEE J Solid-St Circ 45(5):1007–1015

    Article  Google Scholar 

  26. Harpe P et al (2010) A 30fJ/conversion-step 8b 0-to-10MS/s asynchronous SAR ADC in 90 nm CMOS. In: IEEE international solid-state circuits conference, Digest of technical papers, pp 387–389

    Google Scholar 

  27. Liu W et al (2010) A 12b 22.5/45MS/s 3.0 mW 0.059 mm2 CMOS SAR ADC achieving over 90 dB SFDR. In: IEEE international solid-state circuits conference, Digest of technical papers, pp 380–381

    Google Scholar 

  28. Liu CC et al. (2010) A 10b 100MS/s 1.13 mW SAR ADC with binary-scaled error compensation. In: IEEE international solid-state circuits conference, Digest of technical papers, pp 386–387

    Google Scholar 

  29. Drexelmayr D (2006) Concepts and improvements in pipelined and SAR ADCS. In: Proceedings of the 15th workshop on advances in analog circuit design (AACD), April 2006

    Google Scholar 

  30. Drexelmayr D (2004) A 6b 600 MHz 10 mW ADC array in digital 90 nm CMOS. In: IEEE international solid-state circuits conference, Digest of technical papers, pp 264–265

    Google Scholar 

  31. Alpman E et al (2009) A 1.1 V 50 mW 2.5GS/s 7b time-interleaved C-2C SAR ADC in 45 nm LP digital CMOS. In: IEEE international solid-state circuits conference, Digest of technical papers, vol 77a, pp 76–77

    Google Scholar 

  32. Doris K, Janssen E, Nani C, Zanikopoulos A, van der Weide G (2011) A 480 mW 2.6 GS/s 10b time-interleaved ADC with 48.5 dB SNDR up to Nyquist in 65 nm CMOS. IEEE J Solid-St Circ 46(12):2821–2833

    Article  Google Scholar 

  33. Taft RC et al (2009) A 1.8 V 1.0GS/s 10b self-calibrating unified-folding-interpolating ADC with 9.1 ENOB at Nyquist frequency. In: IEEE international solid-state circuits conference, Digest of technical papers, vol 79a, pp 77–78

    Google Scholar 

  34. Liu W et al (2009) A 600MS/s 30 mW 0.13um CMOS ADC array achieving over 60 dB SFDR with adaptive digital equalization. In: IEEE international solid-state circuits conference, Digest of technical papers, pp 82–83

    Google Scholar 

  35. Hsu C-C (2007) An 11b 800 MS/s time-interleaved ADC with digital background calibration. In: IEEE international solid-state circuits conference, Digest of technical papers, pp 464–465

    Google Scholar 

  36. Hsu C-C (2007) A 7b 1.1 GS/s reconfigurable time-interleaved ADC in 90 nm CMOS. In: Proceedings of IEEE symposium on VLSI circuits, pp 66–67

    Google Scholar 

  37. Kobayashi T, Nogami K, Shirotori T, Fujimoto Y (1993) A current-controlled latch sense amplifier and a static power-saving input buffer for low-power architecture. IEEE J Solid-St Circ 28(4):523–527

    Article  Google Scholar 

  38. Kuttner F (2002) A 1.2 V 10b 20MSample/s non-binary successive approximation ADC in 0.13 μm CMOS. In: IEEE international solid-state circuits conference, Digest of technical papers, vol 1, pp 176–177

    Google Scholar 

  39. Elbornsson J, Gustafsson F, Eklund J-E (2005) Analysis of mismatch effects in a randomly interleaved A/D converter system. IEEE Trans Circuits Syst I, Reg Papers 52(3):465–476

    Article  Google Scholar 

  40. Hesener M et al (2007) A 14b 40 MS/s redundant SAR ADC with 480 MHz clock in 0.13 μm CMOS. In: IEEE international solid-state circuits conference, Digest of technical papers, pp 248–249

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. NXP Semiconductors, High Speed Data Acquisition - office 2.20, High Tech Campus 32, 5656AE, Eindhoven, NL, The Netherlands

    Erwin Janssen, Athon Zanikopoulos, Kostas Doris & Gerard van der Weide

  2. Marvell, Pavia, Italy

    Claudio Nani

Authors
  1. Erwin Janssen
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Athon Zanikopoulos
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Kostas Doris
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Claudio Nani
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Gerard van der Weide
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Erwin Janssen .

Editor information

Editors and Affiliations

  1. , Electrical Engineering, Eindhoven University of Technology, Building/room: Pt 5.08, Eindhoven, 5600, Netherlands

    Arthur H.M. van Roermund

  2. , Department of Physics, University of Milan-Bicocca, Milan, Italy

    Andrea Baschirotto

  3. , Dept. Elektrotechniek, K.U.Leuven, Kardinaal Mercierlaan 94, HEVERLEE, B-3001, Belgium

    Michiel Steyaert

Rights and permissions

Reprints and permissions

Copyright information

© 2013 Springer Science+Business Media New York

About this chapter

Cite this chapter

Janssen, E., Zanikopoulos, A., Doris, K., Nani, C., van der Weide, G. (2013). GS/s AD Conversion for Broadband Multi-stream Reception. In: van Roermund, A., Baschirotto, A., Steyaert, M. (eds) Nyquist AD Converters, Sensor Interfaces, and Robustness. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-4587-6_4

Download citation

  • DOI: https://doi.org/10.1007/978-1-4614-4587-6_4

  • Published:

  • Publisher Name: Springer, New York, NY

  • Print ISBN: 978-1-4614-4586-9

  • Online ISBN: 978-1-4614-4587-6

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation