Abstract
The design of a programmable analogue pulse width modulation synapse is described for use in pulse-firing neural networks. Results from working VLSI devices are presented. A scheme for communicating large numbers of neural states between chips is proposed. The design of process independent pulse-firing neurons for use in networks and inter-chip communications are given.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Baxter, D. J., Murray, A. F., and Reekie, H. M., Fully Cascadable Analogue Synapese Using Distributed Feedback, in this book.
Churcher, S., Murray, A. F., and Reekie, H. M., Pulse-Firing VLSI Neural Circuits for Fast Image Pattern Recognition, in this book.
Murray, A. F., “Pulse Arithmetic in VLSI Neural Networks, “ IEEE MICRO, vol. 9, no. 6, pp. 64–74, 1989.
Murray, A. F., Tarassenko, L., Reekie, H. M., Hamilton, A., Brownlow, M., Baxter, D., and Churcher, S., “Pulsed Silicon Neural Nets - Following the Biological Lead, ” in Introduction to VLSI Design of Neural Networks, ed. U. Ramacher, Kluwer, 1990.
Murray, A. F., Brownlow, M., Hamilton, A., Han, II Song, Reekie, H. M., and Tarassenko, L., “Pulse-Firing Neural Chips for Hundreds of Neurons, ” Neural Information Processing Systems (NIPS) Conference,pp. 785–792, Morgan Kaufmann, 1990.
Murray, A. F., Baxter, D., Butler, Z., Churcher, S., Hamilton, A., Reekie, H. M., and Tarassenko, L., “Innovations in Pulse Stream Neural VLSI: Arithmetic and Communications, ” IEEE Workshop on Microelectronics for Neural Networks, Dortmund, pp. 8–15, 1990.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1991 Springer Science+Business Media New York
About this chapter
Cite this chapter
Hamilton, A., Murray, A.F., Reekie, H.M., Tarassenko, L. (1991). Working Analogue Pulse-Firing Neural Network Chips. In: Delgado-Frias, J.G., Moore, W.R. (eds) VLSI for Artificial Intelligence and Neural Networks. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-3752-6_22
Download citation
DOI: https://doi.org/10.1007/978-1-4615-3752-6_22
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-6671-3
Online ISBN: 978-1-4615-3752-6
eBook Packages: Springer Book Archive