Abstract
High level synthesis has been recognized in both academic and industrial circles as the next major advance in commercial design tools for digital CMOS VLSI circuits. The potential advantages of high level synthesis, such as reduced design time, improved opportunities for design space exploration, and ease of verification of the implementation against an executable specification, have been stated frequently in recent years [1].
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Michael C. McFarland, Alice C. Parker, and Raul Camposano, Tutorial on High-Level Synthesis, Proc. 25th Design Automation Conference, June 12–18, 1988, pp. 330–336.
Robin C. Sarma, Mark D. Dooley, N. Craig Newman, and Graham Hetherington, High-Level Synthesis: Technology Transfer To Industry, Proc. 27th Design Automation Conference, June 24–28, 1990, pp. 549–554.
D. E. Thomas, E. M. Dirkes, R. A. Walker, J. V. Rajan, J. A. Nestor, and R. L. Blackburn, The System Architect’s Workbench, Proc. 25th Design Automation Conference, Anaheim, CA, June 12–15, 1988, pp. 337–343.
D. E. Thomas and P. R. Moorby, The Verilog Hardware Description Language, Kluwer Academic Publishers, 1991.
Mario R. Barbacci, Instruction Set Processor Specifications (ISPS): The Notation and Its Applications, IEEE Trans. Computers, vol. C-30, no. 1, January, 1981, pp. 24–40.
R. Walker, D. Thomas. Behavioral Transformation for Algorithmic Level IC Design. IEEE Trans. on CAD, pages 1115–1128. Vol. 8, No. 10, Oct. 1989.
John A. Nestor, Specification and Synthesis of Digital Systems with Interfaces, Department of Electrical and Computer Engineering, Carnegie Mellon University, CMUCAD-87–10, April, 1987.
D. Thomas, E. Lagnese, R. Walker, J. Nestor, J. Rajen, R. Blackburn. Algorithmic and Register-Transfer Level Synthesis: The System Architect’s Workbench. Kluwer Academic Publishers. 1990.
Lawrence F. Arnstein, Carnegie Mellon University, private communication. 1990
T. Fuhrman, D. Thomas, R. Murgai, E. Un, Verification of High Level Synthesis Design Through Gate Level Simulation of Compiled Module Implementations, Proc. 1990 International Symposium on Circuits and Systems, May, 1990.
E. Lagnese, D. Thomas. Architectural Partitioning for System Level Design. Proceedings of the 26th DAC, pages 62–67. ACM/IEEE Las Vegas, NV, June 1989
R. Blackburn, D. Thomas, P. Koenig. CORAL II: Linking Behavior and Structure in an IC Design System. Proceedings of the 25th DAC, Pages 529–535, June 1988
C-J. Tseng, D. Siewiorek. Automated Synthesis of Data Paths in Digital Systems. IEEE Trans. on CAD, pages 379–395. July 1986.
R. Cloutier, D. Thomas. The Combination of Scheduling, Allocation, and Mapping in a Single Algorithm. Proceedings of the 27th DAC, Pages 71–76, June 1990
D. Springer, D. Thomas. Exploiting the Special Structure of Conflict and Compatilibity Graphs in High-Level Synthesis. Proceedings of the ICCAD, pages 254–257. November 1990
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1991 Springer Science+Business Media New York
About this chapter
Cite this chapter
Thomas, D.E., Fuhrman, T.E. (1991). Industrial Uses of the System Architect’s Workbench. In: Camposano, R., Wolf, W. (eds) High-Level VLSI Synthesis. The Springer International Series in Engineering and Computer Science, vol 136. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-3966-7_13
Download citation
DOI: https://doi.org/10.1007/978-1-4615-3966-7_13
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-6771-0
Online ISBN: 978-1-4615-3966-7
eBook Packages: Springer Book Archive