Skip to main content

AT&T’s Algorithms to Silicon Project

  • Chapter
A Survey of High-Level Synthesis Systems

Abstract

AT&T’s Algorithms to Silicon Project uses McFarland’s BUD to partition and schedule the design, and to generate a preliminary binding of operations to functional units. This result is passed to a new version of Kowalski’s DAA, which uses it as a starting point for the final scheduling and data path synthesis. (The original DAA was Kowalski’s thesis work at Carnegie Mellon.) Finally, other tools perform module binding, controller design, floorplanning, and layout. See alsoCarnegie-Mellon’s (Second) CMU-DA System —McFarland and Kowalski used to be involved with that system.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

References — The Algorithms to Silicon Project

  1. Michael C. McFarland and Thaddeus J. Kowalski, “Incorporating Bottom-Up Design into Hardware Synthesis”IEEE Trans.on CADpages 938–950, September 1990.

    Google Scholar 

  2. Michael C. McFarland, S.J., “Reevaluating the Design Space for Register-Transfer Hardware Synthesis”Proc. of ICCAD’87pages 262–265, November 1987.

    Google Scholar 

  3. Michael C. McFarland, S.J. and Thaddeus J. Kowalski, “Assisting DAA: The Use of Global Analysis in an Expert System”Proc. of ICCD’86pages 482–485, October 1986.

    Google Scholar 

  4. Michael C. McFarland, S.J., “Using Bottom-Up Design Techniques in the Synthesis of Digital Hardware from Abstract Behavioral Descriptions”Proc. of the 23rd DACpages 474–480, June 1986.

    Google Scholar 

  5. T.J. Kowalski, D.G. Geiger, W.H. Wolf, and W. Fichtner, “The VLSI Design Automation Assistant: From Algorithms to Silicon”IEEE Design and Testpages 33–43, August 1985.

    Google Scholar 

  6. T.J. Kowalski, D.G. Geiger, W.H. Wolf, and W. Fichtner, “The VLSI Design Automation Assistant: A Birth in Industry”Proc. of ISCAS’85pages 889–892, June 1985.

    Google Scholar 

References — DAA

  1. Thaddeus J. Kowalski, “The VLSI Design Automation Assistant: An Architecture Compiler”, inSilicon CompilationDaniel D. Gajski (Editor), pages 122–152, Addison-Wesley, 1988.

    Google Scholar 

  2. T.J. Kowalski and D.E. Thomas, “The VSLI Design Automation Assistant: What’s in a Knowledge Base”Proc. of the 22nd DACpages 252–258, June 1985.

    Google Scholar 

  3. T.J. Kowalski, AnArtificial Intelligence Approach to VLSI DesignKluwer Academic Publishers, 1985.

    Google Scholar 

  4. Thaddeus Julius KowalskiThe VLSI Design Automation Assistant: A Knowledge-Based Expert SystemPhD Thesis, ECE Dept., CMU, April 1984.

    Google Scholar 

  5. T.J. Kowalski and D.E. Thomas, “The VSLI Design Automation Assistant: An IBM System/370 Design”IEEE Design and Testpages 60–69, February 1984.

    Google Scholar 

  6. T.J. Kowalski and D.E. Thomas, “The VSLI Design Automation Assistant: Prototype System”Proc. of the 20th DACpages 479–483, June 1983.

    Google Scholar 

  7. T.J. Kowalski and D.E. Thomas, “The VSLI Design Automation Assistant: Learning to Walk”Proc. of ISCAS’83May 1983.

    Google Scholar 

  8. T.J. Kowalski and D.E. Thomas, “The VSLI Design Automation Assistant: First Steps”Proc. of the 26th Compconpages 126–130, February 1983.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1991 Springer Science+Business Media New York

About this chapter

Cite this chapter

Walker, R.A., Camposano, R. (1991). AT&T’s Algorithms to Silicon Project. In: Walker, R.A., Camposano, R. (eds) A Survey of High-Level Synthesis Systems. The Springer International Series in Engineering and Computer Science, vol 135. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-3968-1_2

Download citation

  • DOI: https://doi.org/10.1007/978-1-4615-3968-1_2

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4613-6772-7

  • Online ISBN: 978-1-4615-3968-1

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics