Abstract
The integration of Globalization in the semiconductor industry has resulted in the outsourcing of IC’s by many companies. A person with a malicious intend in an untrusted foundry can pirate the IC’s, overbuild the IC’s and sell it illegally in the black market, reverse engineer the IC to obtain useful information about the IP, insert hardware trojans to disrupt the functionality of the IC or to leak sensitive information. Logic Encryption has become essential in order to protect the rights of the IP’s owner and to save the IC design company from potential loss of money. It involves modifying the netlist to obfuscate the functionality of the design such that only on application with the correct key can unlock the design. We propose an efficient technique to controllably corrupt the design such that hamming difference of 50% is obtained between the correct and wrong outputs. The selected nets are encrypted using AES-128 block. The proposed encryption technique provides high security compared to the conventional encryption techniques using XOR’s or multiplexers as it is insensitive to key sensitization attacks.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Rajendran, J., et al.: Security analysis of logic obfuscation. In: Proceedings of the 49th Annual Design Automation Conference, pp. 83–89. ACM (2012)
Chakraborty, R.S., Bhunia, S.: Hardware protection and authentication through netlist level obfuscation. In: Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, pp. 674–677. IEEE Press (2008)
Rajendran, J., et al.: Fault analysis-based logic encryption. IEEE Trans. Comput. 64(2), 410–424 (2015)
Dupuis, S., et al.: A novel hardware logic encryption technique for thwarting illegal overproduction and hardware trojans. In: 2014 IEEE 20th International On-Line Testing Symposium (IOLTS), pp. 49–54. IEEE (2014)
Chen, M., et al.: Hardware protection via logic locking test points. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 37(12), 3020–3030 (2018)
Zhang, J.: A practical logic obfuscation technique for hardware security. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 24(3), 1193–1197 (2016)
Subramanyan, P., Ray, S., Malik, S.: Evaluating the security of logic encryption algorithms. In: 2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), pp. 137–143. IEEE (2015)
Dupuis, S., et al.: Protection against hardware trojans with logic testing: proposed solutions and challenges ahead. IEEE Des. Test 35(2), 73–90 (2018)
Rostami, M., Koushanfar, F., Karri, R.: A primer on hardware security: models, methods, and metrics. Proc. IEEE 102(8), 1283–1295 (2014)
Chandini, B., Devi, M.N.: Analysis of circuits for security using logic encryption. In: International Symposium on Security in Computing and Communication, pp. 520–528. Springer, Singapore (2018)
Karunakaran, D.K., Mohankumar, N.: Malicious combinational hardware trojan detection by gate level characterization in 90 nm technology. In: Fifth International Conference on Computing, Communications and Networking Technologies (ICCCNT), pp. 1–7. IEEE (2014)
Goldstein, L.H., Thigpen, E.L.: SCOAP: Sandia controllability/observability analysis program. In: 17th Design Automation Conference, pp. 190–196. IEEE (1980)
Bushnell, M., Agarwal, V.D.: Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits. Springer, Boston (2002)
Chhabra, S., Lata, K.: Enhancing data security using obfuscated 128-bit AES algorithm - an active hardware obfuscation approach at RTL level. In: 2018 International Conference on Advances in Computing, Communications and Informatics (ICACCI), pp. 401–406. IEEE (2018)
Daemen, J., Rijmen, V.: The first 10 years of advanced encryption. IEEE Secur. Priv. 8(6), 72–74 (2010)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2020 Springer Nature Switzerland AG
About this paper
Cite this paper
Kumar, B.P., Nirmala Devi, M. (2020). An Effective Logic Obfuscation Technique with AES Encryption Module for Design Protection. In: Smys, S., Bestak, R., Rocha, Á. (eds) Inventive Computation Technologies. ICICIT 2019. Lecture Notes in Networks and Systems, vol 98. Springer, Cham. https://doi.org/10.1007/978-3-030-33846-6_3
Download citation
DOI: https://doi.org/10.1007/978-3-030-33846-6_3
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-33845-9
Online ISBN: 978-3-030-33846-6
eBook Packages: Intelligent Technologies and RoboticsIntelligent Technologies and Robotics (R0)