Abstract
In this Chapter, AIDA-L’s fully-automatic Router is described. The inputs are the floorplan solution generated by the Placer, the netlist and the set of electric-current values for each terminal contained in the netlist. The solution space is then automatically explored, minimizing the total wiring area and complying with a set of electromigration, IR-Drop and wiring symmetry constraints. The Router ensures that each wire does not violate any of the design rules, nor shunts with other wires or shapes of the underneath cells. With all these validations and the huge search space, routing is extremely more complex and computationally more expensive than placement procedures, presented on Chaps. 4 and 5 of this book. This Chapter overviews each of the required tasks implemented in the AIDA-L’s Router, i.e., the planning phases (electromigration-aware wiring topology construction and wiring symmetry detection), the global routing procedures (multiport selection and Steiner point assignment), and, the evolutionary detailed routing phase.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
XML, http://www.xml.com/
R. Martins, N. Lourenço, N. Horta, LAYGEN II: Automatic analog ICs layout generator based on a template approach, in Genetic and Evolutionary Computation Conference (GECCO), Philadelphia, PA, July 2012, pp. 1127–1134
R. Martins, N. Lourenço, N. Horta, Multi-objective multi-constraint routing of analog ICs using a modified NSGA-II approach, in International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), Sept 2012, pp. 19–21
J.R. Black, Electromigration: A brief survey and some recent results. IEEE Trans. Electron Devices 16(4), 338–347 (1969)
J. Lienig, Electromigration-aware physical design of integrated circuits, in 18th International Conference on VLSI Design, Jan 2005, pp. 77–82
J. Lienig, Introduction to electromigration-aware physical design, in Proc. International Symposium on Physical Design (ISPD), Mar 2006, pp. 39–46
T. Adler, E. Barke, Single step current driven routing of multiterminal signal nets for analog applications, in Proceedings on Design Automation and Test in Europe (DATE), Mar 2000, pp. 446–450
J. Lienig, G. Jerke, T. Adler, Electromigration avoidance in analog circuits: Two methodologies for electromigration-driven routing, in International Conference on VLSI Design Conference, Jan 2002, pp. 372–378
J. Lienig, G. Jerke, Current-driven wire planning for electromigration avoidance in analog circuits, in Proceedings of the Asia-South Pacific Design Automation Conference (ASP-DAC), Jan 2003, pp. 783–788
J.-T. Yan, Z.-W. Chen, Obstacle-aware multiple-source rectilinear Steiner tree with electromigration and IR-drop avoidance, in Proceedings on Design Automation and Test in Europe (DATE), Mar 2011, pp. 1–6
I. Jiang, H.-Y. Chang, C.-L. Chang, WiT: Optimal wiring topology for electromigration avoidance. IEEE Trans. Very Large Scale Integr. Syst. 20(4), 581–592 (2012)
B. Cherkassky, A. Goldberg, Negative-cycle detection algorithms. Math. Program. 85(2), 277–311 (1999)
I. Jiang, H.-Y. Chang, C.-L. Chang, Optimal wiring topology for electromigration avoidance considering multiple layers and obstacles, in Proc. International Symposium on Physical Design (ISPD), Mar 2010, pp. 177–184
J. Kruskal, On the shortest spanning subtree of a graph and the traveling salesman problem. Proc. Am. Math. Soc. 7(1), 48–50 (1956)
Y. Yang, I. Jiang, Analog placement and global routing considering wiring symmetry, in 11th International Symposium on Quality Electronic Design (ISQED), Mar 2010, pp. 618–623
M. Eick, M. Strasser, K. Lu, U. Schlichtmann, H. Graeb, Comprehensive generation of hierarchical placement rules for analog integrated circuits. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 30(2), 180–193 (2011)
H.E. Graeb (ed.), Analog layout synthesis: A survey of topological approaches (Springer, Berlin, 2010)
G. Robins, A. Zelikovsky, Minimum steiner tree construction, in The Handbook of Algorithms for VLSI Physical Design Automation, ed. by C. Alpert, D. Mehta, S. Sapatnekar (CRC Press, Taylor & Francis Group, New York, 2009)
C. Helvig, G. Robins, A. Zelikovsky, New approximation algorithms for routing with multiport terminals. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 19(10), 1118–1128 (2000)
P. Hart, N. Nilsson, B. Raphael, A formal basis for the heuristic determination of minimum cost paths. IEEE Trans. Syst. Sci. Cybern. 4(2), 100–107 (1968)
K. Deb, A. Pratap, S. Agarwal, T. Meyarivan, A fast and elitist multiobjective genetic algorithm: NSGA-II. IEEE Trans. Evol. Comput. 6(2), 182–197 (2002)
R. Martins, N. Lourenço, N. Horta, Generating Analog IC Layouts with LAYGEN II. SpringerBriefs in Applied Sciences and Technology (Springer, New York, 2013)
N. Lourenço, R. Martins, N. Horta, Layout-aware synthesis of analog ICs using floorplan & routing estimates for parasitic extraction, in Design, Automation & Test in Europe Conference (DATE), Mar 2015, pp. 1156–1161
R. Martins, N. Lourenço, A. Canelas, R. Póvoa, N. Horta, AIDA: Robust layout-aware synthesis of analog ICs including sizing and layout, in International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), Sept 2015, pp. 1–4
R. Martins, N. Lourenço, A. Canelas, N. Horta, Electromigration-aware analog Router with multilayer multiport terminal structures. Integr. VLSI J. 47(4), 532–547 (2014). Reprinted from Integration, the VLSI Journal. With permission from Elsevier
R. Martins, N. Lourenço, N. Horta, Routing analog ICs using a multi-objective multi-constraint evolutionary approach. Analog. Integr. Circ. Sig. Process 78(1), 123–135 (2014). doi:10.1007/s10470-013
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2017 Springer International Publishing Switzerland
About this chapter
Cite this chapter
Martins, R., Lourenço, N., Horta, N. (2017). Fully-Automatic Router. In: Analog Integrated Circuit Design Automation. Springer, Cham. https://doi.org/10.1007/978-3-319-34060-9_6
Download citation
DOI: https://doi.org/10.1007/978-3-319-34060-9_6
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-34059-3
Online ISBN: 978-3-319-34060-9
eBook Packages: EngineeringEngineering (R0)