Abstract
Multi-core architectures may meet the increasing performance requirement of real-time systems. However, it is harder to compute the WCET estimation in multi-core platforms due to inter-task interference that tasks suffer when accessing shared hardware resources. In this paper, we propose a finer grained approach to analyze the inter-task interference for multi-core platforms with the TDMA policy and bank-column cache partitioning, and our approach can reasonably estimate inter-task interference delays. Moreover, we make bank-to-core mapping to optimize the interference delays, and develop an algorithm for finding the best bank-to-core mapping. The experimental results show that our interference analysis approach can improve the tightness of interference delays by 14.68% on average compared to Upper Bound Delay (UBD) approach, and the optimized bank-to-core mapping can achieve the WCET improvement by 9.27% on average.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
ARC Advisory Group, Process Safety System Worldwide Outlook, Market Analysis and Focrcast through (2015)
Qiu, M., Zhong, M., Li, J., Gai, K., Zong, Z.: Phase-change memory optimization for green cloud with genetic algorithm. IEEE Trans. Comput. 64(12), 3528–3540 (2015)
Gai, K., Qiu, M., Zhao, H., Tao, L., Zong, Z.: Dynamic energy-aware cloudlet-based mobile cloud computing model for green computing. J. Netw. Comput. Appl. 59, 46–54 (2016)
Wilhelm, R., Engblom, J., Ermedahl, A., et al.: The worst-case execution-time problem - overview of methods and survey of tools. ACM TECS 7(3), 1–53 (2008)
Chattopadhyay, S., Chong, L.K., Roychoudhury, A., Kelter, T., Marwedel, P., Falk, H.: A unified WCET analysis framework for multi-core platforms. ACM Trans. Embed. Comput. Syst. 13(4), 1–29 (2014)
Yan, J., Zhang, W.: WCET analysis for multi-core processors with shared L2 instruction caches. In: Proceedings of the 14th IEEE Real-Time and Embedded Technology and Applications Symposium, pp. 80–89 (2008)
Zhang, W., Yan, J.: Accurately estimating worst-case execution time for multi-core processors with shared direct-mapped instruction caches. In: Proceedings of the 15th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, pp. 455–463 (2009)
RadojkoviC, P., Girbal, S., Grasset, A., Quinones, E., Yehia, S., Cazorla, F.J.: On the evaluation of the impact of shared resources in multithreaded COTS processors in time-critical environments. ACM Trans. Arch. Code Optim. 8(4), 1–25 (2012)
Kelter, T., Falk, H., Marwedel, P., Chattopadhyay, S., Roychoudhury, A.: Bus-aware multicore WCET analysis through TDMA offset bounds. In: Proceedings of the 2011 Euromicro Conference on Real-Time Systems, pp. 3–12 (2011)
Gai, K., Qiu, M., Tao, L., Zhu, Y.: Intrusion detection techniques for mobile cloud computing in heterogeneous 5G. Secur. Commun. Netw. 9, 1–10 (2015)
Qiu, M., Gai, K., Thuraisingham, B., Tao, L., Zhao, H.: Proactive user-centric secure data scheme using attribute-based semantic access controls for mobile clouds in financial industry. Future Gener. Comput. Syst. (2016, in press)
Paolieri, M., Quiñones, E., Cazorla, F.J., Bernat, G., Valero, M.: Hardware support for WCET analysis of hard real-time multicore systems. In: Proceedings of the 36th IEEE/ACM International Symposium on Computer Architecture, pp. 57–68 (2009)
Yoon, M.K., Kim, J.E., Sha, L.: Optimizing tunable WCET with shared resource allocation and arbitration in hard real-time multicore systems. In: Proceedings of the 32th IEEE Real-Time Systems Symposium, pp. 227–238 (2011)
Gustafsson, J., et al.: The Malardalen WCET benchmarks-past, present and future. In: WCET workshop
Li, X., Liang, Y., Mitra, T., Roychoudhury, A.: Chronos: a timing analyzer for embedded software. Sci. Comput. Program. 69(1), 56–67 (2007)
RapiTime: Worst-case execution time analysis. User Guide. Rapita Systems (2014)
Gai, K., Li, S.: Towards cloud computing: a literature review on cloud computing and its development trends. In: The 4th International Conference on Multimedia Information Networking and Security, pp. 142-146, Nanjing, China (2012)
Acknowledgements
This work is supported by the National Natural Science Foundation of China(No.61370062,61462004). We thank the anonymous reviewers for their feedback.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2017 Springer International Publishing AG
About this paper
Cite this paper
Gan, Z., Zhang, M., Gu, Z., Zhang, J., Tan, H. (2017). Minimizing Bank Conflict Delay for Real-Time Embedded Multicore Systems via Bank Mapping. In: Qiu, M. (eds) Smart Computing and Communication. SmartCom 2016. Lecture Notes in Computer Science(), vol 10135. Springer, Cham. https://doi.org/10.1007/978-3-319-52015-5_2
Download citation
DOI: https://doi.org/10.1007/978-3-319-52015-5_2
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-52014-8
Online ISBN: 978-3-319-52015-5
eBook Packages: Computer ScienceComputer Science (R0)