Skip to main content

Behavioral Modeling of Sequential Logic

  • Chapter
  • First Online:
Introduction to Logic Circuits & Logic Design with Verilog
  • 152k Accesses

Abstract

In this chapter, we will look at modeling sequential logic using the more sophisticated behavioral modeling techniques presented in Chap. 8. We will begin by looking at modeling sequential storage devices. Next, we will look at the behavioral modeling of finite state machines. Finally, we will look at register transfer level, or RTL modeling. The goal of this chapter is to provide an understanding of how hardware description languages can be used to create behavioral models of synchronous digital systems.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 49.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 64.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 2017 Springer International Publishing AG

About this chapter

Cite this chapter

LaMeres, B.J. (2017). Behavioral Modeling of Sequential Logic. In: Introduction to Logic Circuits & Logic Design with Verilog. Springer, Cham. https://doi.org/10.1007/978-3-319-53883-9_9

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-53883-9_9

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-53882-2

  • Online ISBN: 978-3-319-53883-9

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics