Skip to main content
SpringerLink
Log in

Topology-Oriented Design of Analog Circuits Based on Evolutionary Graph Generation

  • Conference paper
Parallel Problem Solving from Nature - PPSN VIII (PPSN 2004)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 3242))

Included in the following conference series:

Abstract

This paper presents an efficient graph-based evolutionary optimization technique called Evolutionary Graph Generation (EGG), and its application to the topology-oriented design of analog circuit structures. An important feature of EGG is its capability to optimize general graph structures directly instead of encoding the structures into indirect representations, such as bit strings and trees. The potential of the proposed approach is demonstrated through the experimental design of MOS current mirrors.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 74.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Aoki, T., Homma, N., Higuchi, T.: Evolutionary design of arithmetic circuits. IEICE Trans. Fundamentals E82-A(5), 798–806 (1999)

    Google Scholar 

  2. Homma, N., Aoki, T., Higuchi, T.: Evolutionary synthesis of fast constantcoefficient multipliers. IEICE Trans. Fundamentals E83-A(9), 1767–1777 (2000)

    Google Scholar 

  3. Homma, N., Aoki, T., Higuchi, T.: Evolutionary graph generation system with transmigration capability and its application to arithmetic circuit synthesis. In: IEE Proc. Circuits Devices Syst., vol. 149(2), pp. 97–104 (2002)

    Google Scholar 

  4. Miller, F.J., Thomson, P., Fogarty, T.: Designing electronic circuits using evolutionary algorithms. Arithmetic circuits: A case study. In: Genetic Algorithms and Evolution Strategies in Engineering and Computer Science, pp. 105–131 (September 1997)

    Google Scholar 

  5. Koza, R.J., III, H.F., Bennett, D.A., Keane, A.M., Dunlap, F.: Automated synthesis of analog electrical circuits by means of genetic programming. IEEE Trans. Evolutionary Computation 1(2), 109–128 (1997)

    Article  Google Scholar 

  6. Motegi, M., Homma, N., Aoki, T., Higuchi, T.: Evolutionary graph generation system and its application to bit-serial arithmetic circuit synthesis. In: Guervós, J.J.M., Adamidis, P.A., Beyer, H.-G., Fernández-Villacañas, J.-L., Schwefel, H.-P. (eds.) PPSN 2002. LNCS, vol. 2439, pp. 831–840. Springer, Heidelberg (2002)

    Chapter  Google Scholar 

  7. Lohn, D.J., Colombano, S.P.: A circuit representation technique for automated circuit design. IEEE Trans. Evolutionary Computation 3(3), 205–219 (1999)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Graduate School of Information Sciences, Tohoku University, Aoba-yama 05, Sendai, 980-8579, Japan

    Masanori Natsui, Naofumi Homma & Takafumi Aoki

  2. Faculty of Engineering, Tohoku Institute of Technology, Sendai, 982-8577, Japan

    Tatsuo Higuchi

Authors
  1. Masanori Natsui
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Naofumi Homma
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Takafumi Aoki
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Tatsuo Higuchi
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. University of Birmingham, Birmingham, UK

    Xin Yao

  2. Automated Scheduling, Optimisation and Planning Group, School of Computer Science & IT, University of Nottingham, NG8 1BB, Nottingham, UK

    Edmund K. Burke

  3. Intelligent Systems Group Department of Computer Science and Artificial Intelligence, University of the Basque Country, Paseo Manuel de Lardizábal 1, 20018, San Sebastian, Donostia, Spain

    José A. Lozano

  4. University of the West of England, Bristol, United Kingdom

    Jim Smith

  5. GeNeura Team, Depto. Arquitectura y Tecnología de Computadores, Universidad de Granada, Spain

    Juan Julián Merelo-Guervós

  6. School of Computer Science, The University of Birmingham, B15 1TT, Edgbaston, Birmingham, UK

    John A. Bullinaria

  7. School of Computer Science, University of Birmingham, B15 2TT, Birmingham, Great Britain

    Jonathan E. Rowe

  8. School of Computer Science, University of Birmingham, United Kingdom

    Peter Tiňo

  9. School of Computer Science, The University of Birmingham, B15 2TT, Birmingham, UK

    Ata Kabán

  10. Faculty of Computer Science, Dortmund University of Technology, 44221, Dortmund, Germany

    Hans-Paul Schwefel

Rights and permissions

Reprints and permissions

Copyright information

© 2004 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Natsui, M., Homma, N., Aoki, T., Higuchi, T. (2004). Topology-Oriented Design of Analog Circuits Based on Evolutionary Graph Generation. In: Yao, X., et al. Parallel Problem Solving from Nature - PPSN VIII. PPSN 2004. Lecture Notes in Computer Science, vol 3242. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30217-9_35

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-30217-9_35

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-23092-2

  • Online ISBN: 978-3-540-30217-9

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation