Skip to main content

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 2799))

Abstract

A new method for creating instruction level energy models for pipelined processors is introduced. This method is based on measuring the instantaneous current drawn by the processor during the execution of the instructions. An appropriate instrumentation set up was established for this purpose. According to the proposed method the energy costs (base and inter-instruction costs) are modeled in relation to a reference instruction (e.g. NOP). These costs incorporate inter-cycle energy components, which cancel each other when they are summed to produce the energy consumption of a program resulting in estimates with high accuracy. This is confirmed by the results. Also the dependencies of the energy consumption on the instruction parameters (e.g. operands, addresses) are studied and modeled in an efficient way.

This work was supported by EASY project, IST-2000-30093, funded by the European Union

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Tiwari, V., Malik, S., Wolfe, A.: Power Analysis of Embedded Software: A First Step Towards Software Power Minimization. IEEE Transaction on Very Large Scale Integration (VLSI) Systems 2(4), 437–445 (1994)

    Article  Google Scholar 

  2. Tiwari, V., Malik, S., Wolfe, A., Lee, M.T.-C.: Instruction Level Power Analysis and Optimization of Software. Journal of VLSI Signal Processing 13(2-3), 223–238 (1996)

    Article  Google Scholar 

  3. Lee, M.T.-C., Tiwari, V., Malik, S., Fujita, M.: Power Analysis and Minimization Tehniques for Embedded DSP Software. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 123–135 (1997)

    Google Scholar 

  4. Tiwari, V., Lee, T.C.: Power Analysis of a 32-bit Embedded Microcontroller. VLSI Design Journal 7(3) (1998)

    Google Scholar 

  5. SOFLOPO, Low Power Development for Embedded Applications, ESPRIT project: Deliverable 2.2: Physical measurements. By Thanos Stouraitis, University of Patras (December 1998)

    Google Scholar 

  6. Steinke, S., Knauer, M., Wehmeyer, L., Marwedel, P.: An Accurate and Fine Grain Instruction- Level Energy Model supporting Software Optimizations. In: Int. Workshop on Power and Timing Modeling, Optimization and Simulation, Yverdon-les-bains, Switzerland (2001)

    Google Scholar 

  7. Russell, J.T., Jacome, M.F.: Software Power Estimation and Optimization for High Performance, 32-bit Embedded Processors. In: Int. Conf. On Computer Design (1998)

    Google Scholar 

  8. Chang, N., Kim, K., Lee, H.-G.: Cycle-Accurate Energy Consumption Measurement and Analysis: Case Study of ARM7TDMI. IEEE Transactions on VLSI Systems 10(2), 146–154 (2002)

    Article  Google Scholar 

  9. Lee, S., Ermedahl, A., Min, S.-L., Chang, N.: An Accurate Instruction-Level Energy Consumption Model for Embedded RISC Processors. In: ACM SIGPLAN Workshop on Languages, Compilers and Tools for Embedded Systems (2001)

    Google Scholar 

  10. Nikolaidis, S., Kavvadias, N., Neofotistos, P., Kosmatopoulos, K., Laopoulos, T., Bisdounis, L.: Instrumentation set-up for Instruction Level Power Modeling. In: Int. Workshop on Power and Timing Modeling, Optimization and Simulation, Seville, Spain (September 2002)

    Google Scholar 

  11. Nikolaidis, S., Kavvadias, N., Neofotistos, P.: Instruction level power measurements and analysis. IST-2000-30093/EASY Project, Deliverable (September 15, 2002), http://easy.intranet.gr

  12. Nikolaidis, S., Kavvadias, N., Neofotistos, P.: Instruction level power models for embedded processors. IST-2000-30093/EASY Project, Deliv. 21 (December 2002), http://easy.intranet.gr

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2003 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Nikolaidis, S., Kavvadias, N., Laopoulos, T., Bisdounis, L., Blionas, S. (2003). Instruction Level Energy Modeling for Pipelined Processors. In: Chico, J.J., Macii, E. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2003. Lecture Notes in Computer Science, vol 2799. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-39762-5_34

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-39762-5_34

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-20074-1

  • Online ISBN: 978-3-540-39762-5

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics