Abstract
Evolution is particularly good at finding specific solutions, which are only valid for exactly the input and environment that are presented during evolution. In most evolution experiments the input pattern order problem is not considered, even though the ability to provide a correct result for any input pattern is a prerequisite for valid circuits. Therefore, the importance of including randomness in the input pattern applied during evolution is addressed in this paper. This is shown to be mandatory—particularly in the case of unconstrained intrinsic evolution of digital circuits—in order to find valid solutions. The different ways in which unconstrained evolution and constrained evolution exploit resources of a hardware substrate are compared. It is also shown that evolution benefits from versatile input configurations. Furthermore, hierarchical fitness functions, previously introduced to improve the evolution of combinatorial circuits, are applied to the evolution of sequential circuits.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Imamura, K., Foster, J.A., Krings, A.W.: The test vector problem and limitations to evolving digital circuits. In: EH 2000: Proceedings of the 2nd NASA/DoD workshop on Evolvable Hardware, p. 75. IEEE Computer Society, Washington (2000)
Skobtsov, Y.A., Ivanov, D.E., Skobtsov, V.Y., Ubar, R.: Evolutionary approach to the functional test generation for digital circuits. In: Proc. of 9th Biennial Baltic Electronics Conf., BEC 2004, pp. 229–232, Tallinn Univ. of Techn (October 2004)
Corno, F., Prinetto, P., Reorda, M.: A genetic algorithm for automatic generation of test logic for digital circuits. In: Proceedings of the IEEE International Conference On Tools with Artificial Intelligence, Toulouse, France (November 1996)
Torresen, J.: A dynamic fitness function applied to improve the generalisation when evolving a signal processing hardware architecture. In: Cagnoni, S., Gottlieb, J., Hart, E., Middendorf, M., Raidl, G.R. (eds.) EvoIASP 2002, EvoWorkshops 2002, EvoSTIM 2002, EvoCOP 2002, and EvoPlan 2002. LNCS, vol. 2279, pp. 267–279. Springer, Heidelberg (2002)
Greensted, A., Tyrrell, A.: Extrinsic evolvable hardware on the RISA architecture. In: Kang, L., Liu, Y., Zeng, S. (eds.) ICES 2007. LNCS, vol. 4684, pp. 244–255. Springer, Heidelberg (2007)
Kuyucu, T., Trefzer, M., Greensted, A., Miller, J., Tyrrell, A.: Fitness functions for the unconstrained evolution of digital circuits. In: Zurada, J.M., Yen, G.G., Wang, J. (eds.) Computational Intelligence: Research Frontiers. LNCS, vol. 5050, Springer, Heidelberg (2008)
Hollingworth, G., Smith, S., Tyrrell, A.: The safe intrinsic evolution of virtex devices. In: 2nd NASA/DoD Workshop on Evolvable Hardware, Silicon Valley, USA (July 2000)
Hollingworth, G., Smith, S., Tyrrell, A.: The intrinsic evolution of virtex devices through internet reconfigurable logic. In: Miller, J.F., Thompson, A., Thompson, P., Fogarty, T.C. (eds.) ICES 2000. LNCS, vol. 1801, pp. 72–79. Springer, Heidelberg (2000)
Greensted, A., Tyrrell, A.: RISA: A hardware platform for evolutionary design. In: Proceedings of 2007 IEEE Workshop on Evolvable and Adaptive Hardware (April 2007)
Kwan-Ting Cheng, V.D.A.: Unified methods for vlsi simulation and test generation. Kluwer Academic Publishers, Dordrecht (1989)
Langeheine, J.: Intrinsic Hardware Evolution on the Transistor Level. PhD thesis, Rupertus Carola University of Heidelberg, Seminarstrasse 2, 69120 Heidelberg (July 2005)
Stoica, A., Zebulum, R.S., Keymeulen, D.: Mixtrinsic Evolution. In: Miller, J.F., Thompson, A., Thompson, P., Fogarty, T.C. (eds.) ICES 2000. LNCS, vol. 1801, pp. 208–217. Springer, Heidelberg (2000)
Thompson, A., Layzell, P., Zebulum, R.S.: Explorations in Design Space: Unconventional Electronics Design Through Artificial Evolution. IEEE Trans. on Evolutionary Computation 3, 167–196 (1999)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2008 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Trefzer, M., Kuyucu, T., Greensted, A., Miller, J.F., Tyrrell, A.M. (2008). The Input Pattern Order Problem: Evolution of Combinatorial and Sequential Circuits in Hardware. In: Hornby, G.S., Sekanina, L., Haddow, P.C. (eds) Evolvable Systems: From Biology to Hardware. ICES 2008. Lecture Notes in Computer Science, vol 5216. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-85857-7_34
Download citation
DOI: https://doi.org/10.1007/978-3-540-85857-7_34
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-85856-0
Online ISBN: 978-3-540-85857-7
eBook Packages: Computer ScienceComputer Science (R0)