Skip to main content

FPGA Chip Optimization Based on Small-World Network Theory

  • Conference paper
Information and Automation (ISIA 2010)

Part of the book series: Communications in Computer and Information Science ((CCIS,volume 86))

Included in the following conference series:

  • 1164 Accesses

Abstract

With the development of semiconductor technology, the devices integrated in chips are more and more dense. As a result, the delay of circuit has become a bottleneck problem that impact on the efficiency of chip. In this paper, we proposed a new method to optimize the circuit. In the optimization, we added a few random edges in the regular circuit of FPGA chip. The result shows that the average path length of FPGA chip is significantly reduced after the optimization.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Ho, R., Mai, K.W., Horowitz, M.A.: The future of wires. Proc. IEEE 89(4), 490–504 (2001)

    Article  Google Scholar 

  2. Watts, D.J., Strogatz Steven, H.: Collective dynamics of “small-world” networks. Nature 393(6684), 440–442 (1998)

    Article  Google Scholar 

  3. Jeong, H., Mason, S.P., Barabási, A.L., et al.: Lethality and centrality in protein networks. Nature 411, 41–42 (2001)

    Article  Google Scholar 

  4. Stragotz, S.H.: Exploring complex networks. Nature 410(8), 268–276 (2001)

    Article  Google Scholar 

  5. Milo, R., Itzkovitz, S., Kashtan, N., et al.: Superfamilies of Evolved and Designed Networks. Science 303, 1538–1542 (2004)

    Article  Google Scholar 

  6. Zhou, H.P., Cai, S.H., Jia, X., Long, Y.: Random-scale free unified evolving network model. Journal of University of Shanghai for Science and Technology 30(3), 283–286 (2008)

    Google Scholar 

  7. Watts, D.J., Strogatz Steven, H.: Collective dynamics of “small-world” networks. Nature 393(6684), 440–442 (1998)

    Article  Google Scholar 

  8. Newman, M.E.J., Watts, D.J.: Scaling and percolation in the small-world network model. Phys. Rev. E 60, 7332–7342 (1999)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2011 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Zhou, Hp., Cai, Sh. (2011). FPGA Chip Optimization Based on Small-World Network Theory. In: Qi, L. (eds) Information and Automation. ISIA 2010. Communications in Computer and Information Science, vol 86. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-19853-3_36

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-19853-3_36

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-19852-6

  • Online ISBN: 978-3-642-19853-3

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics