Abstract
For system-on-chip (SoC) test based on IP cores integration reuse, the IEEE 1500 Standard has given specific testing architecture. In this paper, we aim at building controllable test architecture for IP cores on SoC based on IEEE 1500 Standard. The technique applied is referred to as test control switch which is configured to the Wrapper of IP cores. We design a switch control register (SCR) to configure the state of the switches, and apply the expanded TAP (eTAP) based on IEEE 1149.1 Standard to control the SCR and the Wrapper of IP cores. In addition, we design the chip level test control architecture which can be widely used for test of SoC based on IP cores. Finally, we apply the software of Modelsim to implement simulation about the control mechanism of the SCR and the eTAP. The simulation results show the effectiveness and controllability of the test architecture.
This work was supported by the National Science Foundation of China (No: 60861003).
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
IEEE. IEEE Standard Testability Method for Embedded Core-based Integrated Circuits, 1–117 (2005)
Varma, P., Hatia, S.B.: A Structured Test Re_Use Methodology for Core Based System Chip. In: Proc. Int. Test Conf., pp. 294–302 (1998)
Marinissen, E.J., et al.: A Structured and Scalable Mechanism for Test Access to Embedded Reusable Cores. In: Proc. Int.Test Conf., pp. 284–193 (1998)
Logic Built In Self Test for Core-Based Designs on System on a Chip. In: Instrumentation and Measurement Technology Conference Proceedings, IMTC 2008, pp. 1503–1508. IEEE (2008)
Rajski, J., Tyszer, J.: Modular Logic Built-In Self-Test for IP Cores. In: Proceedings of International Test Conference, pp. 313–321 (1998)
Ghosh, I., Dey, S., Jha, N.K.: A Fast and Low-Cost Testing Technique for Core-Based System-on-Chips. In: Proceeding of IEEE International Design Automation Conference, pp. 542–547 (June 1998)
IEEE. IEEE standard test access port and boundary-scan architecture, in IEEE Std 1149.1-2001, pp. 1–200 (2001)
Higgins, M., MacNamee, C., Mullane, B.: IEEE 1500 Wrapper Control using an IEEE 1149.1 Test Access Port. In: Signals and Systems Conference (ISSC 2008), pp. 198–203 (2008)
Goel, S.K., Marinissen, E.J.: Effective and efficient test architecture design for SOCs. In: Proceedings International Test Conference, pp. 529–538 (2002)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2012 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Enmin, T., Peng, W. (2012). Design of the Test Architecture for IP Cores on SoC Based on IEEE 1500 Standard. In: Qu, X., Yang, Y. (eds) Information and Business Intelligence. IBI 2011. Communications in Computer and Information Science, vol 267. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-29084-8_14
Download citation
DOI: https://doi.org/10.1007/978-3-642-29084-8_14
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-29083-1
Online ISBN: 978-3-642-29084-8
eBook Packages: Computer ScienceComputer Science (R0)