Abstract
With growing shares of the market of mobile microelectronic systems the reduction of energy consumption is becoming a prominent design goal. We present a method to reduce the energy consumed in processor and memory elements. The basic idea of the approach is to apply parallelizing transformations, a method known from compiler construction. In order to be sure that the transformed system still behaves according to the original specification a formal proof of correctness preservation is given.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
U. Banerjee. Loop Transformations for Restructuring Compilers: The Foundations. Kluwer Academic Publishers, 1993.
U. Banerjee. Loop Transformations for Restructuring Compilers: Loop Paralleliza-tion. Kluwer Academic Publishers, 1994.
J. Becker. A Partitioning Compiler for Computers with Xputer-based Accelerators. PhD thesis, Kaiserslautern University, 1997.
F. Catthoor, S. Wuytack, E. De Greef, F. Balasa, L. Nachtergaele, and V. Arnout. Custom Memory Management Methodology. Kluwer Academic Publishers, 1998.
A. P. Chandrakasan and R. W. Brodersen. Minimizing Power Consumption in Digital CMOS Circuits. Proceedings of the IEEE, 83(4):498–523, April 1995.
J.-M. Chang and M. Pedram. Power Optimization And Synthesis At Behavioral And System Levels Using Formal Methods. Kluwer Academic Publishers, 1999.
E. A. Emerson. Temporal and modal logic. In J. van Leeuwen, editor, Handbook of Theoretical Computer Science, volume B, chapter 16, pages 997–1072. Elsevier, 1990.
S. Y. Kung. VLSI Array Processors. Prentice Hall Information and System Sciences Series, 1988.
S. Owre, S. Rajan, J. Rushby, N. Shankar, and M. Srivas. PVS: Combining specification, proof checking, and model checking. In R. Alur and T. A. Henzinger, editors, Computer-Aided Verification, CAV ′96, number 1102 in Lecture Notes in Computer Science, pages 411–414, New Brunswick, NJ, July/August 1996. Springer-Verlag.
P. R. Panda, N. Dutt, and A. Nicolau. Memory Issues in Embedded Systems-On-Chip. Kluwer Academic Publishers, 1999.
J. M. Rabaey and M. Pedram. Low Power Design Methodologies. Kluwer Academic Publishers, 1996.
A. Raghunathan, N. K. Jha, and S. Dey. High-Level Power Analysis and Optimization. Kluwer Academic Publishers, 1998.
M. Theisen, J. Becker, M. Glesner, and T. Caohuu. Parallel hardware compilation in complex hardware/software systems based on high-level code transformations. In ARCS′99: 15. GI/ITG - Fachtagung: Architektur von Rechensystemen, October 1999.
M. E. Wolf. Improving Locality and Parallelism in Nested Loops. PhD thesis, Stanford University, 1992.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2000 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Theisen, M., Gärtner, F.C. (2000). Correctness Preserving Transformations for the Design of Parallelized Low-Power Systems. In: Mehlhorn, K., Snelting, G. (eds) Informatik 2000. Informatik aktuell. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-58322-3_15
Download citation
DOI: https://doi.org/10.1007/978-3-642-58322-3_15
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-67880-9
Online ISBN: 978-3-642-58322-3
eBook Packages: Springer Book Archive