Abstract
The current-steering D/A-converter is the workhorse for the synthesis of high-resolution, wide-bandwidth analog signals, e.g. in the transmitter section of digital transceivers. Highly integrated systems require the implementation of such circuits in a nanometer CMOS technology together with analog and digital signal processing functions. Multi-mode operation additionally complicates the design task, since it is desired to minimize the circuit overhead in terms of silicon area and power consumption. “Smart” data converters make use of auxiliary analog and digital circuitry to enhance the linearity and to eventually tailor the converter architecture to the specific operating mode.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
R. Gaggl, “Design of Embedded CMOS A/D-Converters for Communication Systems”, PhD-Dissertation, Graz University of Technology, 2009.
P. Golden, H. Dedieu, K. Jacobsen (editors), “Implementation and Applications of DSL Technology”, ISBN 0-8493-3423-3, CRC-Press, Taylor & Francis Group, 2008.
M. Delgado-Restituto, J. Ruiz-Amaya, J. M. de la Rosa, J. F. Fernández-Bootello, L. Díez, R. del Río, Á. Rodríguez-Vázquez, “An Embedded 12-bit 80 MS/s A/D/A Interface for Power-Line Communications in 0. 13 μm Pure Digital CMOS Technology”, Proceedings of the 2005 International Symposium on Circuits and Systems, Vol. 5, pp. 4626–4629, May 2005.
R. Baird and T. Fiez, “Improved ΣΔ DAC Linearity Using Data Weighted Averaging”, Proceedings of the 1995 International Symposium on Circuits and Systems, Vol. 1, pp. I-13–I-16, May 1995.
M. Clara, A. Wiesbauer, W. Klatzer, “Nonlinear Distortion in Current-Steering D/A-Converters due to Asymmetrical Switching Errors”, Proceedings of the 2004 International Symposium on Circuits and Systems, Vol. 1, pp. I-285–I-288, May 2004.
R. Adams, K. Q. Nguyen, K. Sweetland, “A 113-dB SNR Oversampling DAC with Segmented Noise-shaped Scrambling”, IEEE JSSC, Vol. 33, No. 12, pp. 1871–1878, 1998.
M. Clara, W. Klatzer, A. Wiesbauer, D. Straeussnigg, “A 350 MHz low-OSR ΣΔ Current-Steering DAC with Active Termination in 0. 13 μm CMOS”, IEEE International Solid-State Circuits Conference 2005, Digest of Technical Papers, Vol. 48, pp. 118–119, 2005.
T. Guy, L. Trythall, A. Brodersen; “A Sixteen-bit Monolithic Bipolar DAC”, IEEE JSSC, Vol. 17, No. 6, pp. 1127–1132, 1982.
J.R. Naylor, “A Complete High-speed Voltage Output 16-bit Monolithic DAC”, IEEE JSSC, Vol. 18, No. 6, pp. 729–735, 1982.
W. Schofield, D. Mercer, L. St. Onge, “A 16 b 400 MS/s DAC with < − 80 dBc IMD to 300 MHz and < − 160 dBm∕Hz Noise Power Spectral Density”, IEEE International Solid-State Circuits Conference 2003, Digest of Technical Papers; pp. 126–129, 2003.
Y. Cong, R. L. Geiger, “A 1.5-V 14-bit 100-MS/s self-calibrated DAC”, IEEE JSSC, Vol. 38, No. 12, pp. 2051–2060, 2003.
G. Wegmann, E. Vittoz, “Very Accurate Dynamic Current Mirrors”, Electronics Letters, Vol. 25, pp. 644–646, 1989.
W. Groeneveld, H. Schouwenaars, H. Termeer; “A Self Calibration Technique for Monolithic High-Resolution D/A Converters”, IEEE Journal of Solid-State Circuits, Vol. 24, No. 6, pp. 1517–1522, 1989.
Q. Huang, P.A. Francese, C. Martelli, J. Nielsen; “A 200 MS/s 14b 97 mW DAC in 0. 18 μm CMOS”, IEEE International Solid-State Circuits Conference 2004, Digest of Technical Papers, pp. 364–532, 2004.
M. Clara, W. Klatzer, B. Seger, A. Di Giandomenico, L. Gori, “A 1.5 V 200 MS/s 13b 25 mW DAC with Randomized Nested Background Calibration in 0. 13 μm CMOS”, IEEE International Solid-State Circuits Conference 2007, Digest of Technical Papers, pp. 250–251, 2007.
A. Bugeja, B.-S. Song, “A Self-Trimming 14-b 100-MS/s CMOS DAC”, IEEE Journal of Solid-State Circuits, Vol. 34, No. 12, pp. 1841–1852, 2000.
M. Clara, J. Hauptmann, “Digital-to-Analog Converter Arrangement with an Array of Unary Digital-to-Analog Converting Elements Useable for Different Signal Types”, US Patent No. 6,831,581, issued Dec. 14, 2004.
M. Clara, “High-Performance CMOS Current-Steering D/A-Converters for Digital Transceivers”, PhD-Dissertation, Graz University of Technology, 2009.
M. Clara, W. Klatzer, D. Gruber, A. Marak, B. Seger, W. Pribyl, “A 1.5 V 13 bit 130–300 MS/s Self-calibrated DAC with Active Output Stage and 50 MHz Signal Bandwidth in 0. 13 μm CMOS”, Proceedings of the 34th European Solid-State Circuits Conference, pp. 262–265, 2008.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2010 Springer Science+Business Media B.V.
About this chapter
Cite this chapter
Clara, M., Gruber, D., Klatzer, W. (2010). Smart CMOS Current-Steering D/A-Converters for Embedded Applications. In: Roermund, A., Casier, H., Steyaert, M. (eds) Analog Circuit Design. Springer, Dordrecht. https://doi.org/10.1007/978-90-481-3083-2_6
Download citation
DOI: https://doi.org/10.1007/978-90-481-3083-2_6
Published:
Publisher Name: Springer, Dordrecht
Print ISBN: 978-90-481-3082-5
Online ISBN: 978-90-481-3083-2
eBook Packages: EngineeringEngineering (R0)