Skip to main content

Part of the book series: Advances in Intelligent Systems and Computing ((AISC,volume 469))

  • 1298 Accesses

Abstract

Scaling of devices due to reduction in technology has reached to a limit. Such nanoscale devices below certain limit are difficult to fabricate for reasons of physical characteristics, dimensions and cost involved in it. Use of multiple value logic (MVL) is solution to this in terms of cost, area. With use of multi-value logic less number of bits is required to store any information as compared to binary number system. In this work look-up table memory structure is chosen to implement. Radix selected for that is 4, called quaternary logic designs. Look-up table begin faster as compared to conventional memory structure which overcome issue of speed which is a limitation of MVL design. Circuit design for quaternary logic is done using available binary circuits using single power supply. In this design instead of Static RAM a Content based search method is used for design which facilitates searching, matching of data and initialize the next stage of circuit if required. Proposed circuit tries reduction of interconnections in binary systems, without power consumption overhead. This works particularly implements Look-up table memories using content-based search.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Vasundara Patel, Gurumurthy\Applications in Multi Valued Logic” International Journal of VLSI Design & Communication Systems(IJVCS)Vol1, No.1, March 2010.

    Google Scholar 

  2. Kostas Pagiamtzis, Ali Sheikholeslami, “Content-Addressable Memory (CAM) Circuits and Architectures: A Tutorial and Survey “IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 41, NO. 3, MARCH 2006.

    Google Scholar 

  3. R.C.G daSilva, C. Lazzari, H. Boudinovc, L. Carro, “CMOS voltage-mode quaternary look-up tables for multi-valued FPGAs” Microelectronics Journal 40(2009) 14661470, 2007.

    Google Scholar 

  4. Deepti P. Borkute, Dr. Dakhole P.K. “Impact of Quaternary Logic on Performance of Look-Up Table” IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 5, Issue 3, Ver. II (May–Jun. 2015), pp. 36–48 e-ISSN: 2319-4200.

    Google Scholar 

  5. Diogo Brito, Taimur G. Rabuske, Jorge R. Fernandes, Paulo Flores and Jos Monteiro, \Quaternary Logic Lookup Table in Standard CMOS “ IEEE Transactions On Very Large Scale Integration (Vlsi) Systems 1063–8210 2014 IEEE.

    Google Scholar 

  6. Cristiano Lazzari, Paulo Flores, Jose Monteiro, Luigi Carro, “A New Quaternary FPGA Based on a Voltage-mode Multi-valued Circuit” 978-3-9810801-6-2/DATE10 2010 EDAA.

    Google Scholar 

  7. Deepti P. Borkute, Pratibha Patel, “Delay performance and Implementation Of QuaternaryLogic Circuits,” ICCUBEA International Conference 2015, PCCOE, Pune.

    Google Scholar 

  8. David J. Grant and Xiuling Wang “4-bit CMOS Transmission Gate Adder Module” Department of Electrical & Computer Engineering, University of Waterloo April 14, 2003April 14, 2003.

    Google Scholar 

  9. Deepti P. Borkute, Pratibha Patel, \ Power, Delay and Noise Margin Comparison of Binary and Quaternary SRAM, “IEEE Devices, Circuits and Systems (ICDCS), 2014 2nd International Conference on, 6-8 March 2014, Coimbatore.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to D. P. Borkute .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2017 Springer Science+Business Media Singapore

About this paper

Cite this paper

Borkute, D.P., Dakhole, P.K., Nawre, N.K. (2017). Content Search Quaternary Look-Up Table Architecture. In: Satapathy, S., Bhateja, V., Joshi, A. (eds) Proceedings of the International Conference on Data Engineering and Communication Technology. Advances in Intelligent Systems and Computing, vol 469. Springer, Singapore. https://doi.org/10.1007/978-981-10-1678-3_9

Download citation

  • DOI: https://doi.org/10.1007/978-981-10-1678-3_9

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-10-1677-6

  • Online ISBN: 978-981-10-1678-3

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics