Abstract
This paper presents a fault-tolerant topology reconfiguration backtracking algorithm to tolerate faulty cores in 2D REmesh based (reconfigurable mesh based) Networks-on-Chip. This new algorithm can be dynamically reconfigured to support irregular topologies caused by faulty cores in a REmesh network without destroying the integrity of topologies. In addition, the proposed reconfigure method has a high-level fault-tolerance capability and therefore it is capable to tolerate more faulty components in more complicated faulty situations without additional hardware costs. The reliability performance and fault-tolerance capability of the reconfiguration backtracking algorithm in a 2D REmesh network are evaluated through appropriate simulations. The experimental results show that in different sizes of topologies (the max size is 7 × 8), when less than 10.7% faulty cores occur, more than 91.5% successful reconfiguration rate can be achieved. In addition, in the 7 × 8 REmesh, when the faulty core reaches 7, the successful reconfiguration rate has reached 61.49%, which enhanced 9.74% compared with the TRARE algorithm.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Wolf, W., Jerraya, A.A., Martin, G.: Multiprocessor System-on-Chip (MPSoC) technology. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 27(10), 1701–1713 (2008)
Feng, C., et al.: Addressing transient and permanent faults in NOCs with efficient fault-tolerant deflection router. IEEE Trans. Very Large Scale Integr. Syst. 21(6), 1053–1066 (2013)
Akbar, R., Etedalpour, A.A., Safaei, F.: An efficient fault-tolerant routing algorithm in NOCs to tolerate permanent faults. J. Supercomput. 72(12), 1–22 (2016)
Wu, Z.X., et al.: Exploration of a reconfigurable 2D mesh network-on-chip architecture and a topology reconfiguration algorithm. In: IEEE International Conference on Solid-State and Integrated Circuit Technology, pp. 1–3. IEEE (2012)
Dally, W.J., et al.: The reliable router: a reliable and high-performance communication substrate for parallel computers (1994)
Chou, C.L., Marculescu, R.: FARM: Fault-aware resource management in NOCs-based multiprocessor platforms. In: Design, Automation and Test in Europe Conference and Exhibition IEEE Xplore, 1–6 (2011)
Zhang, L., et al.: On topology reconfiguration for defect-tolerant NOCs-based homogeneous manycore systems. 17(9):1173–1186 (2009)
Kohler, A., Schley, G., Radetzki, M.: Fault tolerant network on chip switching with graceful performance degradation. IEEE Trans. Comput. Aided Des. Integr. Circuits and Syst. 29(6), 883–896 (2010)
Zhang, J.Y., et al.: A novel reconfiguration strategy for 2D mesh-based NoC faulty core tolerance. In: IEEE International Conference on Solid-State and Integrated Circuit Technology, pp. 1–3. IEEE (2012)
Acknowledgement
This work is supported by a grant from National Natural Science Foundation of China (NSFC, No.61504032).
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2017 Springer Nature Singapore Pte Ltd
About this paper
Cite this paper
Niu, N., Fu, FF., Li, H., Lai, FC., Wang, JX. (2017). A Novel Topology Reconfiguration Backtracking Algorithm for 2D REmesh Networks-on-Chip. In: Chen, G., Shen, H., Chen, M. (eds) Parallel Architecture, Algorithm and Programming. PAAP 2017. Communications in Computer and Information Science, vol 729. Springer, Singapore. https://doi.org/10.1007/978-981-10-6442-5_5
Download citation
DOI: https://doi.org/10.1007/978-981-10-6442-5_5
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-10-6441-8
Online ISBN: 978-981-10-6442-5
eBook Packages: Computer ScienceComputer Science (R0)