Abstract
There are several techniques to reconfigure the instruction set processors. One such technique is multi-reconfigurable instruction set processor system on chip (MRPSOC). Integration of MRPSOC and multigrain parallelism is done to improve the performance of SOC. By using MRPSOC, the performance of the system is increased. Multimedia application computing can be accelerated by using multigrain parallelism. By implementing this integrated processor, extra features can be added to MRPSOC. Multiple data is packed in a single register which forms a vector; this vector of multiple data is fetched to MRPSOC at a time. Since MRPSOC is a combination of MPSOC and RISP processor, instruction-level parallelism can be implemented in MRPSOC. After the execution of operations in MRPSOC, the multiple outputs can be stored at different memory locations of same memory system simultaneously. This proposal is aimed to design MRPSOC interfaced with data-level parallelism, instruction-level parallelism, and memory transfer-level parallelism. Form this paper, it is concluded that by using both MRPSOC and multigrain parallelism in common platform, high-speed computation can be achieved for multimedia applications. Proposed design takes 28% less time to complete the task compared to MPSOC. Further completion time will be reduced for tasks having repetitive instructions.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Soleymanpour, R., Mohammadi, S.: A platform for multi reconfigurable instruction set processor system on chip. In: CSI International Symposium, 2013, pp. 99–104
Huang, X., Fan, X., Zhang S., Shi L.: Investigation on multi-grain parallelism in chip multiprocessor for multimedia application. In: Proceeding of IEEE 2009, Computer School, Northwestern Polytechnical University, China (2009)
Kuroda, I., Nishitani, T.: Multimedia processors. Proc. IEEE 86(6), 1203–1221 (1998)
Barat, F., Lauwereins, R.: Reconfigurable instruction set processors: a survey. Rapid System Prototyping, 11th International Workshop, pp. 168–173 (2000)
Pozzi, L., Atasu, K., Ienne, P.: Exact and approximate algorithms for the extension of embedded processor instruction sets. IEEE Trans. Comput. Aided Design Integr. Circ. Syst. 25(7), 1209–1229 (2006)
Huang, X., Fan, X., Zhang S.: The integration of multimedia process unit into an embedded processor. In: Proceeding of the 2007 IEEE International Conference on Integration Technology, pp. 492–495, China, March 2007
Lo, J.L., Eggers, S.J.: Improving balanced scheduling with compiler optimization that increase instruction level parallelism. Department of Computer Science and Engineering, University of Washington (1995)
Lodi, A., Toma, M., Campi, F., Cappelli, A., Canegallo, R., Guerrieri, R.: A VLIW processor with reconfigurable instruction set for embedded applications. IEEE J. Solid-State Circ. 38(11), 1876–1886 (2003)
Keutzer, K., Malik, S., Newton, A.R.: From ASIC to ASIP: the next design discontinuity (2002)
Qasim, Y., Janga, P., Kumar, S., Alesaimi, H.: Application specific processors. Final_ECE570_ASP_2012, Project Report (2012)
Nohl, A., Schirrmeister, F., Jaussig, D.: Application specific processor design: architecture, design methods and tools. In: 2010 IEEE/ACM International conference on Computer_Aided Design (ICCAD), November 2010
Wolf, W., Jerraya, A.A., Martin, G.: Multiprocessor system on chip (MPSOC) technology. IEEE Trans. Comput. Aided Design Integr. Circ. Syst. 27(10), 1701–1713 (2008)
Asokan, P.: A novel MRPSOC processor for dispatch time curtailment, Final Report (2014)
Grotker, T., Lio, S., Martin, G.: System design with system C. Kluwer Academic Publications (2002)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2018 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Kavitha, V., Ramakrishanan, K.V. (2018). Performance Enhancement of MRPSOC for Multimedia Applications. In: Muttoo, S. (eds) System and Architecture. Advances in Intelligent Systems and Computing, vol 732. Springer, Singapore. https://doi.org/10.1007/978-981-10-8533-8_22
Download citation
DOI: https://doi.org/10.1007/978-981-10-8533-8_22
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-10-8532-1
Online ISBN: 978-981-10-8533-8
eBook Packages: EngineeringEngineering (R0)