Abstract
In recent communication systems, Direct Digital Frequency Synthesizer (DDFS) plays dominant role in signal generation. DDFS is highly stable and highly controllable circuitry. DDFS requires read only memory (ROM) for signal generation, but usage of high ROM size leads to high power consumption and more hardware requirements. In this paper, on utilizing a quarter wave symmetry technique and storing the difference value between consecutive segments in ROM Look-up table (LUT) is proposed. The proposed architecture has reduced ROM size with beneficial effects in terms of speed and power. For 8-bit resolution SNR is of 44.92 dB and SFDR is of 50.64 dBc.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Kester, W.: Fundamental of direct digital synthesis, Analog Devices (2009)
Kester, W.: Analog-Digital conversion. Analog Devices, ISBN 0-926550-27-3 (2004)
Vankka, J., Halonen, K.A.I.: Direct digital synthesizers: theory, design and applications. In: Springer International series in Engineering and Computer Science (2001)
Langlois, J.M.P., Al-Khalili, D.: Phase to sinusoid amplitude conversion techniques for direct digital frequency synthesis. IEEE Proc. Circuits Devices Syst. 151(6), 519–528 (2004)
Jafari, H., Ayatollahi, A., Mirzakuchaki, S.: A low power, high SFDR, ROM -less direct digital frequency synthesizer. In: IEEE Proceedings on Electron Devices Solid State Circuits (2005)
Chimakurthy, L.S.J., Ghosh, M., Dai, F.F., Jaeger, R.C.: A novel DDS using nonlinear ROM addressing with improved compression ratio and quantization noise. In: IEEE Transaction on Ultrasonics Ferroelectric Frequency Control (2006)
Ashrafi, A., Adhami, R.: Theoretical upper bound of the spurious free dynamic range in direct digital frequency synthesizers realized by polynomial interpolation methods. In: IEEE Transaction on Circuit System (2007)
Chen, Y.H., Chau, Y.A.: A direct digital frequency synthesizer based on a new form of polynomial approximations. IEEE Trans. Consum. Electron. 56(2), 436–440 (2010)
De Caro, D., Petra, N., Strollo, A.G.M.: Direct digital frequency synthesizer using nonuniform piecewise-linear approximation. IEEE Trans. Circ. Syst. 18, 1308–1312 (2011)
Langlois, M.P., Al-Khalili, D.: Novel approach to the designof direct digital frequency synthesizers based on linear interpolation. IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process 50(9), 567–578 (2003)
Omran, Q.K., Islam, M.T.: An efficient ROM compression technique for linear-interpolated direct digital frequency synthesizer. IEEE Conf. Semicond. Electron. 48, 2409–2418 (2014)
Nicholas, H.T., Samueli, H., Kim, B.: The optimization of direct digital frequency synthesizer performance in the presence of finite word length effects. In: IEEE Transaction on Analog Digital Signal Process (2008)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Karpagavalli, S., Hariharan, K., Dheivanai, G., Gurupriya, M. (2019). Design of Direct Digital Frequency Synthesizer with the Technique of Segmenting in Quarter Wave Symmetry. In: Smys, S., Bestak, R., Chen, JZ., Kotuliak, I. (eds) International Conference on Computer Networks and Communication Technologies. Lecture Notes on Data Engineering and Communications Technologies, vol 15. Springer, Singapore. https://doi.org/10.1007/978-981-10-8681-6_42
Download citation
DOI: https://doi.org/10.1007/978-981-10-8681-6_42
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-10-8680-9
Online ISBN: 978-981-10-8681-6
eBook Packages: EngineeringEngineering (R0)